NASA Conference Publication 2459

### Computer Sciences and Data Systems

### Volume 2

(NASA-CP-2459-Vcl-2) CCMEUTEF SCIENCES AND LATA SYSTEMS, VCLUME 2 (National Aeronautics and Space Administration) 339 p CSCL C9B

N87-19932

Unclas H1/61 43657

Proceedings of a symposium held at the National Conference Center in Williamsburg, Virginia November 18-20, 1986

NVSV

### Computer Sciences and Data Systems

Volume 2

Proceedings of a symposium held at the National Conference Center in Williamsburg, Virginia November 18-20, 1986

> National Aeronautics and Space Administration Scientific and Technical Information Branch

> > 1987

### OAST Computer Science/Data Systems Technical Symposium

### Table of Contents

### Volume 1: Computer Science

Title of Presentation	Page
Table of Contents	iii
Introduction	v
Section 1: Software Engineering	
Software Management Environment for NASA	1-1
SAGA: An Integrated Software Development Environment	1-16
Cognitive-Based Analysis of Software Documentation	1-28
Software Life Cycle Simulation (SLICS) Modeling	1-49
Software Engineering with Reusable Components Task	1-59
Learning the Behavior of Software Systems From	
Executable Specifications	1-66
Section 2: University Grants	
JSC Sponsored Research Activity at University of Houston	
at Clear Lake	1-85
Software (ICLASS)	1-109
Overview of ICLASS Research: Reliable and Parallel Computing	1-123
Center for Aeronautics and Space Information Sciences (CASIS)	1-136
Section 3: Institutes	
Institute for Computer Applications in Science and Engineering	3-162
Research Institute for Advanced Computer Science  NASA Center of Excellence in Space Data Information	1-173
Sciences (CESDIS)	1-197

### PRECEDING PAGE BLANK NOT FILMED

### Section 4: Applications

Concurrent Processing Algorithm Design (CPAD)	1-220
	1-220
Performance Critical Decisions in Parallel Scientific	
Computations	1-231
Sparse Distributed Memory	1-241
Distributed Operating Systems - Fact or Fantasy?	1-261
Distributed Access View Integrated Database (DAVID) System	1-269
Intelligent Data Management Processes	1-278
An Expert System For the Analysis of Imaging Spectrometer Data	1-298
Fault-Tolerant Software: Modeling and Validation	1-312
The Implementation and Use of ADA for Fault-Tolerant	
Distributed Systems	1-325
Architecture Research at ARC	1-332
Volume 2: Data Systems	
Optical Archival Data Storage System	2-1
Information Network Architectures	2-16
NASA OAST VHSIC Technology	2-31
Semiconductor Laser and Fiber Optics Technology	2-52
High Speed Taken Ring Performance Analysis	2-63
STAR* Bus	2-84
A Distributed Processing Network Simulator (DPNS)	2-107
Distributed Processing Concepts	2-131
A Systems Level Approach to Distributed Processing	2-143
Spaceborne Optical Disk Controller Development	2-173
On-Board GaAs Processor Development	2-186
	2-100
	2-208
Applications	
Massively Parallel Processor (MPP)	2-234
Advanced Digital SAR Processor (ADSP)	2-248
Flight SAR Processor Study	2-264
Electronic Associative Memory Based on Hopfield's Neural	
Network Model	2-277
NASA Computer Science Research Program Plan Update	2-317
Closing Remarks	2-324
Attendance List	2-325

### INTRODUCTION

The Computer Sciences and Data Systems Technical Symposium was held to respond to the communications challenges posed by the rapidly advancing technical arena surrounding NASA personnel. This was the third meeting in what will be periodic gatherings and was hosted by LaRC. Jerry Creedon, Director for Flight Systems at LaRC, performed the welcoming ceremony, and opening remarks were made by Lee Holcomb, Director of Information Sciences and Human Factors at NASA Headquarters.

The intended purpose of these symposia is to bring NASA people together to present their progress, to air their thinking and, in general, to discuss the nature and results of their work within the agency on a wholly technical level. These meetings are not intended as a forum for program reviews, budget presentations or advocacy hearings. NASA personnel have long been recognized as prolific contributors to the journals of technical societies and organizations within the aerospace community. Meetings such as this, organized to improve the interchange of technical information and understanding within NASA, have resulted in valuable connections. These meetings will be continued to be held at approximately 18 month intervals. The Proceedings of the November 1986 Computer Sciences and Data Systems Technical Symposium are presented to provide continuity from one meeting to the next, and to serve as a technical blueprint regarding expected content.

### OPTICAL ARCHIVAL DATA STORAGE SYSTEM

W.

COMPUTER SCIENCE/DATA SYSTEMS
TECHNICAL SYMPOSIUM
DOUG THOMAS
MSFC

### OBJECTIVE

THE RESERVE OF THE PARTY OF THE

DEVELOP AND DEMONSTRATE THE TECHNOLOGY REQUIRED TO ARCHIVE LARGE VOLUMES OF MULTI SOURCE MISSION INDEPENDENT DATA SETS AT RATES UP TO 50M BITS/SECOND, GENERATE A COMPREHENSIVE DIRECTORY OF ALL DATA AVAILABLE TO ON-LINE USERS IN NEAR REAL TIME.

16.30 . 501

OFFICAL DISK SYSTEM

PORT

POR

...

DSTP INTERFACE PROCESSOR (DIP)

LOCKHEED - PALO AL TO

LOS ALAMOS

UNIV OF TEXAS

OF HIGH BATE 1/0

MASTER 68000 SLAVE 22 600 DISY 20 DATA BASE MANAGEMENT SYSTEM/MASS MEMORY ASSEMBLY CONTROL DRIVE 2 0 MB (DBMS/MMA) -2----I W < O w E s ... U02-E0-MULTI PORT MEMOHY SMB VAR 11/780 10 MB = 2 CMS PORT VAX 11,786 = 1 PMS 35 MB PORT ... 2-3062 SPACE PHYSICS ANALYSIS NETWORK (SPAN) UNIV. OF WASHINGTON SOUTHWEST RESEARCH JOHN HOPKINS UNIV. AIR FORCE GEOPHYSICAL LAB UNIV. OF WISCONSIN STANFORD UNIV. UNIV. OF IOWA TRW (CALIF) INSTITUTE GSFC UCSD UCLA NSSDC UAN MCAR

ALL THE PROPERTY OF THE PARTY O

ME!

.

### **KEY SYSTEM ELEMENTS**

AUTONOMOUS DATA PACKET

.

- MISSION AND SENSOR INDEPENDENT
- 16—PORT FIBER OPTIC DATA BUS
- BY-PASS CONVENTIONAL COMPUTER I/O TO ACHIEVE HIGH DATA RATES
- OPTICAL DISK RECORDER
- USE OF ARGON LASER TO ACHIEVE HIGH DENSITY RECORDING AND AN AUTOMATED "JUKEBOX" TO PROVIDE A LARGE ONLINE ARCHIVE.
- ORACLE DATA BASE MANAGEMENT SYSTEM
- •GENERATE DIRECTORY
- OUSER QUERY INTERFACE

### PACKET FORMAT

굽	10	O W	DT MID SID		SSC TIME	SUBSEC USER	USER	2
32		9	16	9	32	32	104	4

THE FOLLOWING FIELDS ARE COMMON TO ALL PACKETS AND CANNOT BE REDEFINED FOR SPECIFIC APPLICATIONS.

PACKET LENGTH IS THE NUMBER OF BYTES (8-BIT) IN THE PACKET, INCLUDING THE HEADER. THE PACKET SIZE WILL BE A MULTIPLE OF 256 BYTES. THE MINIMUM SIZE FOR A PACKET IS 2 BLOCKS, OR 512 BYTES. THE MAXIMUM SIZE IS: 겁

BITS	3,145,728
BYTES	393,216
BLOCKS	1,536

DATA TYPE IS AN UNSIGNED 8-BIT INTEGER ASSIGNED TO EACH UNIQUE ARCHIVE APPLICATION BY THE DSTP DATABASE ADMINISTRATOR

10


### FIBER OPTIC BUS

ito


- 16 PORT PASSIVE STAR COUPLER
- 50 MICRON CORE GRADED INDEX FIBER
- 100M BITS/SECOND TRANSMISSION
- MANCHESTER CODE USED FOR TRANSMISSION
- TIME DIVISION MULTIPLEXING USING A MASTER CONTROLLER
- TRANSMITTER
- AIGBAS LED MOTOROL A MFOE 1200
- 820 NM WAVELENGTH
- RECEIVER
- PIN PHOTO DIODE MOTOROLA MFOD 1100
- SENSITIVITY OF 63 dBm FOR 100 MEGABIT
   MANCHESTER CODE

### ORIGINAL PAGE IS OF POOR QUALITY

int



# OPTICAL DISK INTERFACE SYSTEM



1.3' . .

# THREE LEVEL ERROR CHECK

- READ—AFTER WRITE FOR RECORDING
- PERFORMED ON EACH INTERNAL BLOCK (512 BITS)
- UP TO 40 REWRITES PERMITTED PER TRACK
- 3¢7 EDAC FOR OUTSIDE ENVELOP
- CORRECTS FOR BURST ERROR
- ENVELOP IS 32K BITS = 1 SECTOR
- 347 EDAC FOR INSIDE ENVELOPE
- CORRECTS FOR RANDOM SINGLE BIT ERRORS
- ENVELOP IS 512 BITS = 1 BLOCK

## OPTICAL DISK STATISTICS

ik:

	DESIGN GOALS	MEASURED DATA	UNITS
ON LINE CAPACITY	1013	.975 × 10 <sup>13</sup>	BITS
ACCESS TIME ANY DISK	6.0	8.9	SEC
LOADED DISK	0.5	99'0	SEC
DATA RATES	020	0-20	MBPS
BIT ERROR RATE	8-01	8-01	
SPOT SIZE	rō.	ī,	MICRONS
SPOT SPACING	1.25	1.25	MICRONS
DATA STRUCTURE	TRACK = REVOLUTION	TRACK = REVOLUTION	

● MASTER/SLAVE 68000 BASED CONTROLLER

16.30 , 201

14 INCH ALUMINUM DISK IN PROTECTIVE CARTRIDGE

# STORAGE MEDIA COMPARISON

inst

	BITS	MAGNETIC DISK 300M BYTES	MAGNETIC TAPE 6250 BPI	MAGNETIC TAPE 1600 BPI
ONE OPTICAL DISK	7.8 x 10 <sup>10</sup>	34	99	263
125 OPTICAL DISK	.975 x 10 <sup>13</sup>	4250	8,250	32,875
	OPTICAL	MAGNETIC	6250 BPI MAGNETIC TAPE	1600 BPI MAGNETIC TAPE
ON-LINE HARDWARE FLOOR SPACE (SQ FT)	52	74,800	169,858	673,937
CONTROLLERS REQUIRED		532	1,032	4,110
ON-LINE HARDWARE COST	\$2.25M	\$106.5M	\$206.25M	,
MEDIA COST	187,500	2,571,250	103,125	410,937
STORAGE REQUIRED FOR MEDIA (SQ FT)	52	8,500	962	3,187

# POTENTIAL DATA SOURCES FOR ARCHIVE

SCIENCE DATA

SPACELAB EXPERIMENTS

. PREVIOUS MISSIONS (I.E., DE, ISEE)

• ANCILLARY

**SPACE SHUTTLE MAIN ENGINE (SSME)** 


• TEST FIRINGS

• FLIGHT DATA

ENGINEERING DRAWINGS

• STRUCTURES

# SPACE SHUTTLE MAIN ENGINE NETWORK



### MSFC OBJECTIVES

iki

- INSTALL MULTIPLE TURNTABLES (MINIMUM OF TWO)
- PROVIDE CONTINUOUS RECORDING
- USER ACCESS TO PREVIOUSLY RECORDED DATA
- MODIFY SYSTEM TO PROVIDE CAPABILITY TO READ DATA SIMULTANEOUSLY FROM SAME DISK THAT IS BEING RECORDED ON
- REPLACE ARGON LASER WITH LASER DIODE
- MODIFY TO RECORD/READ ERASABLE MEDIA

# FUTURE OPTICAL RECORDING ACTIVITY

.

IMPROVED LASER DIODES FOR POWER SOURCE
PERFECTING THE ERASABLE MEDIA (MAGNETO OPTICS)
HIGHER RESOLUTION

DEVELOPMENT OF LOW COST HIGH RESOLUTION OPTICAL DISK MEDIA

**HIGHER DATA RATES** 

·

### ORJECTIVE

NEEDS OF FAULT TOLERANCE, HIGH PERFORMANCE, EVOLVABILITY, ADAPTABILITY, SECURITY, RESEARCH AND DEVELOP INFORMATION NETWORKS TO MEET THE ADVANCED AEROSPACE MISSION AND EFFICIENCY.

### APPROACH

- O RESEARCH, EVALUATE, CHARACTERIZE THE ARCHITECTURAL TYPE NETWORKS:
- STATIC CENTRAL CONTROL, FAULT TOLERANT, HIGH PERFORMANCE MESH
- ADAPTIVE DISTRIBUTED CONTROL, FAULT TOLERANT, HIGH PERFORMANCE MESH

LARC IMHOUSE EMULATION

NASA-LARC-INTEGRATION, EVALUATION, MANAGEMENT
C. S. DRAPER LAB - HARDWARE/SOFTWARE, ADVANCED PROTOCOLS
RTI/No. Carolina Uni. - Analytic Modeling
Uni. of Illinois - Advanced Protocols, Theoretics


O RESEARCH AND DEVELOP AN ADAPTIVE OPTIC NODE: HONEYWELL - ANALYSIS, DESIGN

# INFORMATION NETWORK ARCHITECTURES 506-58-13/N. MURRAY

- INTEGRATED DATA, VOICE, VIDEO
- KEY ISSUES OF NETWORKS
- INFORMATION FLOW/OPERATING SYSTEM (SEPARATE DATA, CONTROL COMMUNICATIONS)
- SELF-CORRECTING AND REPAIRING/FAULT TOLERANCE (MESH TOPOLOGY)
- HIGH PERFORMANCE (FIBER OPTICS/INTEGRATED OPTICS, MESH TOPOLOGY)

METHODS FOR TIGHTLY COUPLED, HIGH PERFORMANCE; DISTRIBUTED PROCESSING ARE IMADEQUATE; SELF SOLUTION THAT AFFECTS BOTH HARDWARE AND SOFTWARE. CURRENT SYSTEMS USE EXTENSIVE SOFTWARE INFORMATION FLOW BETWEEN COMPUTERS AND OTHER DEVICES REQUIRES A SYSTEM AND ARCHITECTURAL REAL-TIME, FULL ROTION, DIGITAL COLOR VIDEO REQUIRES DATA RATES IN EXCESS OF 100 MBPS. CORRECTING AND REPAIRING TECHNIQUES ARE NOT BEING FULLY APPLIED TO TODAY'S SYSTEMS. FOR THE INFORMATION FLOW RESULTING IN A SOFTWARE BOTTLENECK; CONTROL ALGORITHMS AND


# NETWORK ARCHITECTURE/TOPOLOGY



- O HIGH PERFORMANCE O
- FAULT TOLERANT

# ELECTRONIC EMMINATION OF OPTIC NETWORK

ik



EVALMATION OF:

· FAILURE DETECT/RECOVER

DEMAND

USER SERVICE

DATA ACCUMULTION

· EVENTS

TIME

- · DISTRIBUTED ROUTING
  - FLOW CONTROL
- · NETWORK UTILIZATION

SERVICE

user

EVALUATIONS

STATISTICA L

TIME

- · PEAK LOADING
- PARAMETRICALLY . NUC/NODE INTERFACES

DISTRIBUTIONS

### ROUTING ALGORITHMS

### 1) NON-ADAPTIVE

- NO ATTEMPT TO ADJUST TO CHANGING NET CONDITIONS
- FIXED OR RANDOM ROUTING

### 2) CENTRALIZED ADAPTIVE

- CENTRAL AUTHORITY DICTATES ROUTING DECISIONS
- MORE NEAR OPTIMAL ROUTING
- ROUTING CONTROL CENTER CAN REPRESENT PERFORMALICE BOTTLENECK

### 3) ISOLATED ADAPTIVE

- INDEPENDENT OPERATION
- ADAPTABILITY VIA EXCLUSIVE USE OF LOCAL NODE DATA


### 4) DISTRIBUTED ADAPTIVE

- UTILIZE INTERNODE COOPERATION
- NODES EXCHANGE INFORMATION TO ARRIVE AT ROUTING DECISIONS

-MCQUILLAN, BBN




### HYBRID FDIR



# PATH SEARCH ALGORITHM


### Purpose

- 1. Routing data through a meshed network
- 2. Establishing a circuit set up
- 3. Adaptive to topological changes
- 4. Simultaneous communication desirable



EX 1: NORMAL OPERATION

1



### HYBRID APPROACH TO FDIR

- O FAULT DETECTION
- BY NODES DURING PATH SEARCH AND DATA TRANSFER
- 5 FAULT COLLECTION
- EACH NODE LOGS FAULT INFORMATION RELATIVE TO ITS PERSPECTIVE
- CENTRAL MANAGER PERIODICALLY COLLECTS FAULT REPORTS TO ACHIEVE A GLOBAL PERSPECTIVE
- D FAULT IDENTIFICATION
- CENTRAL MANAGER COGNIZANT OF ALL PORT (LINK) AND NODE FAILURE
- NODES AWARE ONLY OF LOCAL PORT FAILURES
- S FAULT RECOVERY
- SHORT TERM RESPONSE

DYNAMIC RECONFIGURATION DURING PATH SEARCH TO AVOID FAILED LINKS

- LONG TERM RESPONSE

ROUTING TABLES RECOMPUTED BY THE CENTRAL MANAGER TO OPTIMIZE ROUTING CENTRAL MANAGER PASSES NEW TABLES TO NODES

- O FAULT NOTIFICATION TO OPERATOR
- CENTRAL HANAGER DISPLAYS FAULT INFORMATION DURING NORMAL NET OPERATION

# NETWORK EMULATION/PROTOCOL EVALUATION

### CURRENT

FOUR (SIX) NODE NETWORK EMULATION OPERATIONAL IN-HOUSE

CENTRALLY CONTROLLED, PATH SEARCH PROTOCOL INSTALLED AND RUNNING (CSDL FORMULATED)


### FUTURE

- COMPLETE EVALUATION OF PATH SEARCH PROTOCCL
- MOD PATH SEARCH PROTOCOL AND EVALUATE
- EXTEND PATH SEARCH PROTOCOL TO FULLY DISTRIBUTED
  AND EVALUATE
- \* INSTALL FULLY DISTRIBUTED PROTOCOL (U. OF ILLINOIS FORMULATED) AND EVALUATE

### Adaptable optic nodes Workstation Manipulator control Display Video control EXAMPLE HIGH PERFORMANCE NETWORK cameras Sensors sensors/ process Video Pre Fiber optic links High data rate processor GP high speed storage processor processor Integrated sensor Video process Control Manipulator


# ADAPTIVE OPTIC NODE CONCEPT

•



16.31 , sal

# TECHNOLOGY PARTITIONING OF NODE INTERFACE UNIT



1000 . ...

# INTELLIGENT OPTIC NODE TECHNOLOGY TIMELINE

F.	FUNCTIONS	NEAR TERM (1-2 YEARS)	EARS)	MEDIUM TERM (3-5 YEARS)	LONG TERM (5-10 YEAKS)
	• E/0	GaAlAs (discrete)	crete)	GaAlAs with drive/ detector electronics	Monolithic SaAs
	0/E	15			
	Fiber	Single mode	, non-polariz	le mode, non-polarization preserving	polarization preserving?
	Taps, Delay	Fiber		SAW	180
	Amplification	Si		GaAs	Monolithic 6aAs
	Switching	LiNb03 (bulk)	k)	LiMb03 / Zn0 ?	ZnO? / ALGaAs
	Synchronization	Si / GaAs		GaAs (discrete)	Monolithic GaAs
	Frame/Address Recognition	Fiber / GaAs	S	SAW / GaAs	180
	Conflict Resolution		Si / GaAs	GaAs	Monolithic GaA:
	Routing	,		Si / GaAs (discrete)	
•	Higher Level Protocols	<b>X</b>		15	

16.30 , 401

### ADAPTIVE OPTIC NODE

INITIAL DEFINITION OF A HIGH PERFORMANCE NETWORK USED FOR NODAL REQUIREMENTS

INITIAL FUNCTION DEFINITION OF OPTIC, INTEGRATED NODE AND TECHNOLOGY TIMELINE

CONDUCTING RE-ASSESSMENT OF NETWORK AND NODAL DEFINITIONS

O MORE GENERAL MISSION SCENARIO

O WELL SUITED FOR OPTICS, INTEGRATED OPTICS

# NASA OAST VHSIC Technology

Review for Computer Science Symposium

H. F. Benz VHSIC Liaison (804) 865-3777

capture from DoD / OUSDRE and insertion into level insertion program for VHSIC technology This Program is an aggressive system NASA Aerospace missions.

Topics

NASA - OAST VHSIC Processor Development Parallel SBIR Developments Insertion Candidates

Why VHBIC for NASA 7

Toetability

Cost Savings of Remote Testing in Ope Environment VHSIC has Built in Test to Chip Level Free Fiyers, Shuttie, Space Station Maintainability

2-34

System Cost Savings of Common Tools, Software, Une Replaceable Modules

Upgradability

Transparency through Functional Description Hardware / Boftware Upgradable with Technology and Partitioning in CAD / CAM Environment Availability

20 Year Technology Life with Multiple Suppliers

NASA - OAST - VHSIC - SDIO

ik!

Processor Development

#### Toom

NASA LaRC, Benz, Hayes, Looney, Nichols, Gerdes, Andrews NASA JSC / C. S. Draper Labs., Chevers OUSDRAE VHSIC P.O., Maynard Spacebourne Inc., Timoc Westinghouse, Vyrostek AFWAL, Hines, Gercher USA MICOM, Sproat AFSTC, Herndon RTI, Clary

# VHSIC PROCESSOR TECHNOLOGY DEVELOPMENT

#### OBJECTIVE

- of VHSIC technology into advanced embeddable o To conduct studies which facilitate insertion applications
- Space Station
  - EOS
- Aerospace transportation systems
  - Experiments

#### APPROACH

- o Codevelop processor technology base
- Demonstrate simplex and triplex algorithms in VHSIC system architecture
- Develop in-house experience with 1750A ISA Focus toward test bed demonstrations
  - Supportive task assignment studies
    - o Monitor VHSIC Phase 2

## NASA VHSIC INSERTION PROGRAM

### Significant FY86 Accomplishments

Operating Fairchild 1750A

Operating SEAFAC-validated Westinghouse 1750A

ADAS installed in-house

Developed models of Fairchild and TI 1750As - supplied to Air Force contractors

Procurement initiated for multiprocessor demo.

### Expected FY87 Accomplishments

Comparative characterization of TI VHSIC 1750A brassboard Simulate optimized performance of triplex algorithm on AFWAL multiprocessor

Define task assignment approach


## CURRENT MULTIPROCESSOR THRUST

processing of both simplex and triplex algorithms. Demonstrate 4—processor multiprocessor system configuration with asynchronous, concurrent

- AFWAL system modules
- Self-testing and fault logging
  - Ada application software
- Autonomous detection of processor failures and system reconfiguration


## VHSIC TECHNOLOGY INSERTION


int



#### BENEFITS

- MULTIPLE 1750A PROCESSOR DEVELOMENTS
- HIGH SPEED
- **FAULT TOLERANT**
- ADA LANGUAGE
- SIZE, WEIGHT, POWER, RELIABILITY






· At

Block diagram of 1750A parallel processor system. Figure 1.


Advanced Autopilot Algorithm Directed Graph


ikt.



### Elements

System Development Tools Systems and Schedules Operating Systems Hardware Software






W.

Software Development

Algorithm Development OEX Autopilot State Variable Kalman Filter Pattern Recognition




W.

Simulation Theoretics Findings

SRI/ West Operating System Development Multibus 000 ADAS W - DGM RT

Verdix



Carried States L.

iki

Incortion Candidates Studied

1

Space Station
Initial Study / VHSIC-Weetinghouse
Recommended by 88 Architecture Contractore
MDAC/IBM/Honeywell/Harrie
Earth Observing Satellite System
Mission Sot Study Complete
Synthetic Aperature Radar
Currently Under Study

### Related Developments

Spacebourne Inc. Small Bueiness Innovative Research Program Design Validating Developmental Breadboard to be delivered Fully Self Testable 1780A Chipset 4 / 07.

#### Experiments

Rettonele

benign space radiation environment for VHSIC complexity eystem revalidation after known upsets in the complete self-testable aerospace systems profoundly affects the eystem reliability of such eystems and is not currently Single Event Upset testing and system recovery and being developed or tested.

Proposele

NASA Space Station Technology Development Mission NASA-OAST Inreach

Topics

NASA - OAST VHSIC Processor Development Parallel SBIR Developments Insertion Candidates

### SEMICONDUCTOR LASER AND FIBER OPTICS TECHNOLOGY

INGAASP DISTRIBUTED FEEDBACK LASER

AIGGAS CSP LASER FOR ACTS

LINEAR ARRAY FOR OPTICAL DISK BUFFER

PHASED ARRAY LASER FOR OPTICAL COMM

F.O. COMMON MODULE TRANSCEIVER FOR SPACE STATION

WAVELENGTH DIVISION MULTIPLEXING

H D HENDRICKS NASA LANGLEY

# SEMICONDUCTOR LASER TECHNOLOGY

# INGAASP DISTRIBUTED FEEDBACK LASER

**OBJECTIVE:** 

DEMONSTRATE HIGH SPEED SEMICONDUCTOR LASERS

APPROACH:

DESIGN AND DEVELOP INGAASP DFB LASERS

JUSTIFICATION:

INFORMATION SYSTEMS
OPTICAL COMMUNICATIONS


ACCOMPLISHMENTS:

10 MILLIWATTS - 2 GBIT CW AND RT OPERATION


FY 87:

MONOLITHIC NARROW LINEWIDTH LASER

### RIDGE GUIDE DISTRIBUTED FEEDBACK LASER



NO MODE HOPPING REDUCED CHIRPING 2 GHz MODULATION



# SEMICONDUCTOR LASER TECHNOLOGY

## AIGAAS CSP LASER FOR ACTS

**OBJECTIVE:** 

HIGH POWER, LONG LIFE 300 MBIT MODULATION

APPROACH:

BUILD TECHNOLOGY ON AIGAS CSP LASER

JUSTIFICATION:

HIGH CAPACITY FREE SPACE OPTICAL COMM

**ACCOMPLISHMENT:** 

50/100 MILLIWATTS 300 MBIT MOD. IMPROVED LIFETIME 40 MW DFB LASER

FY87:

INCREASE LIFETIME IMPROVE DFB

# SEMICONDUCTOR LASER TECHNOLOGY

PHASED ARRAYS FOR OPTICAL COMM.

**OBJECTIVE:** 

SINGLE LOBE DIFF. LTD. 0.5-5 WATTS 0.3-4 GBIT MOD.

APPROACH:

AIGAAS COUPLED MODE TECHNOLOGY

JUSTIFICATION:

FREE SPACE COMM.
INCREASED B. W.
ANTENNA SIZE < 10

ACCOMPLISHMENTS:

FOUR ARRAY TYPES 400 MW POWER

FY86:

SINGLE LOBE DIFF. LTD. 500 MILLIWATTS

**③** 

DEMONSTRATE 10 ELEMENT ARRAY BUILD TECHNOLOGY ON AIGAAS CSP LASER

TECHNOLOGY FOR 10E12 OPTICAL DISK BUFFER

JUSTIFICATION:

**ACCOMPLISHMENTS:** 

DEMO. 10 ELEMENT ARRAY 30 MILLIWATTS OUTPUT IDENTICAL FAR FIELDS

FY87:

INCREASE YIELD DEMONSTRATE LIFETIME

**APPROACH:** 

### AIGAAS PHASED ARRAY SEMICONDUCTOR LASERS

PROGRESS/STATUS

PHASED ARRAY OF CSP-LOC LASERS

VARIABLE SPACING ARRAY

MODE MIXING ARRAY

SURFACE EMITTERS

"Y" COUPLED ARRAY

### AIGAAS PHASED ARRAY SEMICONDUCTOR LASERS

SUMMARY

EVALUATED THREE ARRAY DESIGNS

DEMONSTRATED 400 MILLIWATTS

PROBLEM DOUBLE LOBED BEAM

DESIGNING SURFACE EMITTER AND "Y" COUPLED ARRAYS


## FIBER OPTIC TRANSCEIVER

W

### **TRANSMITTER**



### RECEIVER



(3)

## FIBER OPTICS TECHNOLOGY

# F. O. COMMON MODULE TRANSCEIVER

**OBJECTIVE:** 

MIL/SPACE QUALIFIED F. O. TRANSCEIVERS

APPROACH:

DEVELOP AND DEMO. 10, 50, 200 & 1000 MBIT TRANSCEIVERS

**JUSTIFICATION:** 

TRANSCEIVERS FOR F.O. NETWORK ON SPACE STATION

**ACCOMPLISHMENTS:** 

EDM FOR 10, 50 & 200 MBIT TX/RX PROTOTYPE 1000 MBIT

FY87:

MIL/SPACE QUAL

## FIBER OPTICS TECHNOLOGY

# WAVELENGTH DIVISION MULTIPLEXING

**OBJECTIVE:** 

DEMONSTRATE WDM TECHNOLOGY

APPROACH:

DEVELOP WDM COMPONENTS

JUSTIFICATION:

NETWORK EFFICIENCY INCREASED CAPACITY FAULT TOLERANCE

**ACCOMPLISHMENTS:** 

4 OPTICAL MUX/DEMUX 500 MBIT TX/RX WDM INFO SYSTEMS

FY 87

12 CHANNEL DEMUX

#### High Speed Token Ring Performance Analysis

Marjory J. Johnson

RIACS NASA Ames Research Center

#### ABSTRACT

The Fiber Distributed Data Interface (FDDI) is an ANSI draft proposed standard for a 100 megabit per second fiber-optic token ring. We have been studying FDDI because it is a candidate for use on the Space Station. In addition there is widespread interest in the protocol among governmental agencies other than NASA. This paper discusses both analytical and simulation studies of FDDI performance. Fairness of channel access for non-time-critical traffic using the FDDI protocol was studied analytically. Results show that fairness of the protocol depends on the relationship between frame size, the expected token rotation time, and the number of stations on the ring. The simulation study discussed herein was conducted to determine the suitability of FDDI for a specific governmental application.

#### FDDI token ring

- Fiber Distributed Data Interface
- Draft proposed ANSI standard
- 100 Megabit per second fiber-optic ring
- Timed token protocol
- Two classes of service
  - Synchronous guaranteed bandwidth
  - Asynchronous non-time-critical

#### Potential FDDI Uses

- Space Station
- SAFENET II navy submarines
- Federal Aviation Authority
- Naval Ocean Systems Center
- National Security Agency
- Northrup military aircraft

#### Reasons for Strong Interest in FDDI

- High speed protocol
- Emerging standard
- FDDI's flexibility to adapt to various applications
- FDDI's ability to integrate voice, video, and data
- Reliability considerations
- FDDI's reconfiguration capabilities

### Theoretical Analysis – Publications

- Proof that Timing Requirements of the FDDI Token Ring Protocol are Satisfied
- Fairness of Channel Access for Non-Time-Critical Traffic Using the FDDI Token Ring Protocol

#### FDDI MAC protocol


- T\_Opr expected token rotation time
- TRT token rotation timer
- TRT is reset when it expires and when the token arrives on time
- Synchronous transmission always allowed
- Asynchronous transmission only allowed to the extent that the token is ahead of schedule

#### Assumptions

- Each station uses full synchronous allocation
- S is total time for synchronous transmission during single cycle
- Infinite supply of asynchronous frames
- Asynchronous frame size is constant
- Stations abruptly cease transmission when timer expires
- No overhead

#### Extended cycle

```
m-1
 m
m+1
m+1
```



### Consecutive extended cycles

```
m-1
m
m+1
```

### Asynchronous transmission pattern

- Asynchronous transmission time during extended cycle is exactly T\_Opr - S
- Asynchronous access time shifts cyclically around the ring
- Stations have equal access to transmit asynchronous frames
- Result is independent of relative sizes of individual stations' synchronous bandwidth allocations

## Further results – taking asynchronous overrun into consideration

- If M > n, fairness of asynchronous access depends on asynchronous frame size
- If M < n, fairness cannot be guaranteed</li>

M = maximum number of asynchronous frames during an extended cycle

n = number of stations

Maximum no. asynchronous frames during an extended cycle:


$$[(T_Opr - L - S - O)/A]$$

L = lateness

S = synchronous transmission


0 = overhead

A = asynchronous frame transmission time



Channel Access for FDDI High Bandwidth Token Ring


M > 6



Channel Access for FDDI High Bandwidth Token Ring

M > 6





Channel Access for FDDI High Bandwidth Token Ring

M < 7

VAC:

### Unfairness can be created by higher layer phenomena, such as buffer congestion

Access to Channel							
Station	Sync Transmission (%)	Async Transmission(%)					
1	13	7.4					
2	0	12.5					
3	0	12.5					
4	0	8.6					
5	0	11.6					
6	0	11.3					

#### **Application Study**

Problem

Governmental agency application

Desired results


Determine response time


Measure system degradation as increase workload

Vary protocol parameters

Method of study

Used LANES





#### **Future Studies**

- Hold workshop to compare FDDI with SAE/AE-9B token ring protocol
- Determine how end application dictates communication requirements
- Study distributed system reconfiguration

# STAR' BUS

J. Rende/GSFC

O SYSTEM CHARACTERISTICS

O


- ONGOING TASKS
- O SCHEDULE
- O SOME TEST RESILTS

# STAR\*BUS MAJOR CHARACTERISTICS

- LOCAL AREA NETWORK OF 32 REDUNDANT RUS INTERFACE UNITS (BIUS)
- SIMPLE, RELIABLE FIRER OPTIC TECHNOLOGY
   LED EMITTER
   PIN PHOTO DETECTOR
   PASSIVE STAR COUPLER


•

- DISTRIBUTED RUS ACCESS PROTOCOL (CSMA/CD/TS)
- PACKETIZED DATA DISTRIBUTION
- LAYERED NETWORK MANAGEMENT
- BROADCAST RUS TOPOLOGY AT 100 MK/S
- BUS IMPACT IMMUNITY FROM USER TURN-ON, TURN-OFF, AND CHANGES



•

# BILL ARCHITECTURE & DATA ROUTING



PROCESSOR

# OPTICAL SIGNAL PUWER BUUGET

				20			
						2	
						~	
=						BER	
<u>=</u>							
-3.0 DBM	-2.0	-18.0	-1.5	-0.5	-25.0	-27.0 8 BER < 10 -8	•2.0
LAUNCHED PUWER	TERMINATED CABLES	32 X 32 WURST PATH	COUPLER CONNECTORS	DETECTOR COUPLING	MIN SIGNAL LEVEL	RCVR MIN IET SIGNAL	SYSTEN MARGIN

# OPTICAL BUS TRANSMITTER

· NA

O LIGHT SOURCE - AL GAAS LED MOTORULA MFDE 1202

.

- O LED CHARACTERISTICS
- PEAK EMISSION AT 815 NM
- OUTPUT SPOT DIAMETER IS 250 UM
- MINIMUM LAUNCHED POWER USING SCREENING IS 500 UM
- O FOR IF 180 MA LED RISE TIME 2 NS AFTER SO METERS RISE TIME < 3.5 NS

# OPTICAL RUS RECEIVER

iker

- O .LIGHT DECTOR PIN PHOTO DIOD KCA C30971E
- O PIN CHARACTERISTICS
- RESPONSITIVITY AT 815 IN 15 -5 A/H
- RISE, FALL TIMES . . 5 NS
- RCVR SENSITIVITY . -27 DRM & BER 10 -8
- DYNAMIC RANGE > 25 DB

PRESENT TASK: INPLEMENT ISO LAYERS 3 AND 4

### DE SCRIPTION

INSTALL ISO STANDARDS TP4/IP

.

O FILE TRANSFER, REMOTE LOGIN HOST APPLICATIONS

#### STATUS

- O RUI HARDWARE CHANGES TESTED
- INTERRUPT CONTROLLER
- EXPANDED MEMORY
- O SERIAL HIGH SPEED PORT ON HOST SUCCESSFULLY TESTED
- WITH TEST DATA
- CODE BEING TESTED

iki

### DESCRIPTION

- SUBSTITUTE GAAS GATE ARRAY FOR ECL FOR HIGH SPEED LUGIC FUNCTIONS IN DECODER
- O SUBSTITUTE CMOS GATE ARRAY FOR TTL LOGIC IN DECODER FINCTIONS IMPLEMENTED (GAAS)

PACKET FLAG STRIPPING

16 BIT SERIAL TO PARALLEL CONVERSION

16 BIT POLYNOMIAL (CRC) DIVISION REGISTER

16 BIT DATA LATCH

70 % RECREASED POWER CONSUMPTION PREDICTED

LISTED FUNCTIONS PRESENTLY = 5 WATTS

LISTED FUNCTIONS WITH GAAS SUBSTITUTION = 1.4 WATTS


TEST VECTORS FOR GAAS GENERATED

STATUS

O CIRCUIT SIMULATION FOR GAAS SUCCESSFULLY TESTED UP

450 MB/S

- INITIAL STAGES OF GAAS CHIP FARRICATION UNDERWAY (SPERRY-TRIOUINT)
- O CMOS GATE ARRAY CKT SIMULATION UNDERWAY



B


# PRESENT TREES, NETWORK GATEWAY

## TASK DESCRIPTION

- INTERCONNECTS FULL RING TO STAR\*BUS
- USES STAR\*BUS BIU LAYERS 1 3
- USES FDDI NIU LAYERS 1 3
- ELECTRICAL INTERFACES TO SERIAL HIGH SPEED I/O
- PROTUCUL INTERFACE AT LAYER 3
- FRAGMENTATION
- NODE ADDRESS MAPPING
- COLLECT STATISTICS

### TASK STATUS

CDR TO BE HELD IN NOVEMBER 1986



W.

# PRESENT TASK: CUSTOMER INTERFACE ADAPTER


NA.

### DESCRIPTION

INTEGRATE A VARIETY OF MODULAR, POPULAR HARDWARE INTERFACES THE IINIT WILL HAVE HIGH THROUGHPUT CHARACTERISTICS AND WILL FEATURE AN ADAPTABLE ARCHITECURE FOR INCORPORATING DATA INTO A UNIT THAT FUNCTIONS WITH THE STAR\*BUS BIU MANAGEMENT LAYERS ONE AND TWO IN FUTURE DESIGNS


#### STATIIS


- PHASE ONE IS GATHERING INPUTS FORM POTENTIAL USERS AND UMS CONTRACT WITH FAIRCHILD SPACE COMPANY INTERESTED PARTIES
- O PHASE TWO IS DESIGN, FABRICATION AND TESTING



inc

# ITERIM BIU-USER STRUCTURE





inci

**②** 



1987 JAN




NET COPP PROT INSTALL, TEST

•

NETWORK GATEMAY

NSTL PZL SIP INSTALL, TEST CHSTONER INTERFACE ADAPTER INTERNATE,

STAR\*RIIS INSTALL



PERFORMANCE EVALUATION

vik


O RUFFER-FULL STATISTICS ON RECEIVING BIU

(OUEUE SIZE = 1) VERSUS OFFERED TRAFFIC


O COLLISION RATE ON FIRER UPTIC BUS VERSUS

OFFERED TRAFFIC

R. RESULTS COMPAKED TO PUISSON DISTRIBUTION NODEL



inc



### A Distributed Processing Network Simulator (DPNS)

Silvano Colombano (project leader)
Karyn Weinstein (programmer)
Sharon Doubek (user interface)
Donald Dubois (ECSS consultant)

Terry Grant (project monitor)

RECOM Software Inc., Contract nr. NAS2-12172

### OUTLINE

- Purpose of project
- System description
- Output reports
- Applications
- Sample scenarios
- User interface
- Future development

### Purpose of the Project: SIMULATION OF THE SSIS UNDER REALISTIC WORKLOAD CONDITIONS

SSIS USER: establish whether the SSIS environment meets user requirements

- system availability
- running times

SSIS DESIGNER: find potential bottlenecks

- effects of different hardware configurations
- effects of different ISO/OSI protocols

SIMULATION RESEARCH: increase the usefulness of simulation tools

- user interfaces
- model based expert systems
- automatic workload management

### System Description

Language: ECSS (Simscript)

### Defined at run-time

- Network architecture
- Workload characteristics

### Compiled

- Foreground job structure
- Background job structure

### **Network Architecture**

### Network topology

- · Nr. of LANs
- Connectivity
- Bridges and gateways

### For each LAN

- Nr. of nodes
- ISO/OSI protocols

### For each node

Devices (type and quantity)

### For each device

 Characteristics (ex. execution rates, transmission rates, latency, etc.)

### System definition: Nodal Physical Device Configuration

- NODAL PHYSICAL DEVICE CONFIGURATIONS -

PHYSICAL DEVICE NAME	NO. OF DEVICES	EXECUTION/TR DEFAULT	EXECUTION/TRANSMISSION RATE DEFAULT USER SPECIFIED	DATA UNIT	ACCESS LATENCY (SECS)
NODE / 1					
TAPE. DRIVE	2	+2.00E+06	+2.00E+06	BYTES/SEC	3.666
DISK. DRIVE	n	+4.00E+06	+4.00E+06	BYTES/SEC	0.500
PROCESSOR	-	+2.00E+06	+2.00E+06	INSTRUCTIONS/SEC	•
DISPLAY	N	19000.000	19660.660	BITS/SEC	1.666
NSTRUMENT	-	+2.60E+06	+2.00E+06	BITS/SEC	
CLOCK		100.000	166.666	BITS/SEC	
SENSOR	•	2000.000	2000.000	BITS/SEC	
VOICE		16666.066	16666.600	BITS/SEC	3.000
VIDEO		+2.20E+07	+2.20E+07	BITS/SEC	
PRINIER	-	100.000	100.000	BILES/SEC	3.000
NODE # 3					
TAPE.DRIVE		+2.00E+06	+2.00E+06	BYTES/SEC	3.606
DISK.DRIVE	80	+4.00E+06	+4.00E+06	BYTES/SEC	0.500
PROCESSOR		+2.00E+06	+2.00E+06	INSTRUCTIONS/SEC	
DISPLAY	N	19000 . 000	19000.000	BITS/SEC	1.000
INSTRUMENT		+2.00E+06	+2.00E+06	BITS/SEC	
CLOCK		100.000	100.000	BITS/SEC	
NOCK.	•	999.0000	909.0000	9113/350	
VOICE		12 205407	42 205407	9115/550	2.000
INTER		100.000	100.000	BYTES/SEC	900
LAN # 2					
NODE # 1					
APE DRIVE	-	+2.80E+06	+2.00£+06	BYTES/SEC	3.606
DISK DRIVE		+4.00E+06	+4.00E+06	BYTES/SEC	0.500
OCESSOR		+2.00E+06	+2.00E+05	INSTRUCTIONS/SEC	
DISPLAY	-	19666.666	19000.000	BITS/SEC	1.000
INSTRUMENT	-	+2.00E+06	+2.00E+06	BITS/SEC	.0
200.	•	100 000	100 000	DITC/CFC	

### System definition: Nodal Logical Device Configuration

Met:

-- NODAL LOGICAL DEVICE CONFIGURATIONS --

LOGICAL DEVICE NAME

PHYSICAL DEVICE TYPE

.

NOOE / 1

SS. PAYLOAD. UTILITIES. SENSORS
REAL. TIME. CLOCK
SSOS
TAPE. DRIVE!
DISK. DRIVE!

SENSOR CLOCK INSTRUMENT TAPE. DRIVE DISK. DRIVE

NODE 1 3

DISPLAY
RECORDER
CUSTOMER. TAPE
SS. PAYLOAD
TAPE. DRIVE2
DISK. DRIVE2

DISPLAY VOICE TAPE. DRIVE INSTRUMENT TAPE. DRIVE DISK. DRIVE

W / 2

NCOE # 1

PAYLOAD. TEST. UNIT SS. PAYLOAD. PLATFORM PAYLOAD. MONITORING. SENSORS PAYLOAD. CHECK. UNIT TAPE. ORIVES

INSTRUMENT INSTRUMENT SENSOR INSTRUMENT TAPE. DRIVE DISK. DRIVE DISPLAY SENSOR INSTRUMENT TAPE. DRIVE DISK. DRIVE

NOOE / 2

CUSTOMER. MI SENSORS SS. PORT. ROT. UNIT TAPE. DRIVE4 DISK. DRIVE4

### User Defined Workload Characteristics


### Foreground job

- · Location of job and subjobs
- · Logical devices used
- · Nr. of instructions for each subjob
- Assignment of logical devices to physical devices
- Amount of I/O to/from I/O bound subjobs

### Background jobs

 Frequency of job initiation (uniform random distribution throughout the network)

### System definition: Foreground Job Structure



JOB	HIERARCHY LEGEND
:	SEQUENTIAL EXECUTION
&	PARALLEL EXECUTION

# System definition: Workload Job Mappings

SYSTEM DEFINITION

- WORKLOAD JOB MAPPINGS --

MAPPED JOB/SUBJOB NAME	BUL NIM	
LAN 7 1		
NODE # 1		
SS.PAYLOAD CONTROL.UTILITIES	SS.PAYLOAD SS.PAYLOAD	
KOE # 3		
INITIALIZE	SS.PAYLOAD SS.PAYLOAD	

### System definition: Job description

iner

SYSTEM DEFINITION

JOB DESCRIPTION FOR CONTROL.UTILITIES

# CPU INSTRUCTIONS EXECUTED: +0.00E+06

- JOB INPUTS -

21	SOURCE	SIZE (BYTES)
SS. PAYLOAD .UTILITIES.STATUS TIME SS. PAYLOAD .UTIL. DIRECTIVES SS. PAYLOAD .UTIL. DIRECTIVES	SS. PAYLOAD. UTILITIES. SENSORS REAL. TIME. CLOCK SSOS CUSTOMER. MAI	1700.000 4.000 1700.000 1700.000
	— JOB OUTPUTS —	
21	DESTINATION	SIZE (BYTES)
SS. PAYLOAD, UTILS, CADS SS. PAYLOAD, UTILS, CADS SS. PAYLOAD, UTILS, CADS	DISPLAY RECORDER SSOS.081	1700.000

### Output Reports

System definition (input)

System reports (avrg., max. and s.d. of all relevant values)

- Execution
- Processor utilization
- Queues
- Transmission

Job reports (avrg., max. and s.d. of all relevant values)

- Nr. of instances and completed instances
- Instance length
- Time executing, transmitting and blocked

# Output report: Processor Execution

vk.

- EXECUTION REPORT -

A OF DEVICE EXECUTION			2.632 2.632 2.632 16.526 16.526 25.684 2.632		39.164 4.352 8.763 8.763 26.110 6.963	5.787 6.816 9.816 11.574 23.148 46.296
DOS TIME			5.000000 30.000000 30.000000 10.000000 20.000000 45.000000 5.000000		45.000000 5.000000 1.1000000 10.000000 5.000000 8.000000	5.00000 0.700000 10.000000 10.000000 40.0000000
344 BOL			OPERATE FOINT MAINTAIN BG. PAYLOAD BGINITIALIZE BCCHECKOUT BCCHECKOUT BCROINT BCROINT BCROINT BCROINT BCROINT SS.		ROTATE.SS.PO PERFORM.EXPE READ.DB WRITE.DB BGINITIALIZE BGCHECKOUT BGCHECKOUT BGCHECKOUT BGCHECKOUT BGCHECKOUT BGCHECKOUT BGCONTROL.UT	USE.UTILITIE READ.DB WRITE.DB BG.PAYLOAD BGINITIALIZE BGCHECKOUT BGPOINT BGPOINT
TOTAL EXECUTION TIME			158.606008		114. \$60608	
44			-		:	:
DEVICE NAME	LM / 2	NOOE / 1	PROCESSOR	NOOE # 2	PROCESSOR	PROCESSOR

# Output report: Processor Utilization

SIMULATION STATISTICS

FROM 8. TO +1.8E+83

-- PROCESSOR UTILIZATION REPORT --

					1	
DEVICE NAME		NUMBER OF ACTIVATIONS	UTILIZATION TIME AVERAGE MAXIMUM	I O N T I M E	X TIME	
- 1 m						
NOOE 1 1						
PROCESSOR	-	15	3.078431	45.000000	15.700	
PROCESSOR	-	92	2.778947	45.000000	21.126	
LAN 7 2						
NODE <b>1</b> 1						
PROCESSOR   1	-	*	7.91667	45.00000	19.000	
PROCESSOR PROCESSOR	- "	85 44	2.051786	45.000000	11.490	

### Output report: Job SS.PAYLOAD

int

SIMULATION STATISTICS

FROM 8. TO +1.6E+63

JOB REPORT FOR SS.PAYLOAD
LAN | 1 NODE | 1
FROM 6. TO 1869.88

TOTAL NUMBER OF INSTANCES

NUMBER OF COMPLETED INSTANCES

AVERAGE INSTANCE LENGTH

STANDARD DEVIATION INSTANCE LENGTH

MAXIMUM INSTANCE LENGTH

B96

TOTAL LENGTH OF INSTANCES

896.151726 9. 896.151726 896.151726 EXECUTION
TRANSALISSION
BLOCKED FOR LOADING
BLOCKED FOR ACTIVATION
BLOCKED FOR TRANSALSSION
BLOCKED FOR TRANSALSSION
BLOCKED FOR STORAGE

### Output report: Job READ.DB

JOB REPORT FOR READ.DB

29	22.406864	16.732319	55.599895
ANCES	СТН	NSTANCE LENGTH	GTH
NUMBER OF INSTA	INSTANCE	D DEVIATION IN	ENGTH OF INST
TOTAL NUMBER O	AVERAGE	STANDAR	TOTAL L

X TOTAL INSTANCE LENGTH	94.779 38.188 61.373
TOTAL	2.900000 290.917625 6. 246.694942 398.864160 6.
I N S T A N C E	6.160606 16.125666 6.45.498645 54.66586 6.
IME PER STD DEV	6.066666 6.652676 6.15.381331 9.311171 6.
AVERAGE	9. 100000 10. 031642 0. 8. 554998 13. 751866 0.
	EXECUTION TRANSMISSION BLOCKED FOR LOADING BLOCKED FOR ACTIVATION BLOCKED FOR TRANSMISSION BLOCKED FOR ALLOCATION BLOCKED FOR STORAGE

### **Applications Planned**

### Design evaluation aid

- DMS design from work package 2
- DMS test-bed design
- System autonomy studies at ARC
- Parallel processing concepts at ARC


### Operations planning and evaluation

Operational LANs at ARC

### Example: three scenarios

SCENARIO 3	2 LANs Distributed FG
SCENARIO 2	1 LAN Distributed FG
SCENARIO 1	1 LAN Localized FG


### DPNS VERSION 2.0 SCENARIO 1



### •


### DPNS VERSION 2.0 SCENARIO 2

W.



### DPNS VERSION 2.0 SCENARIO 3

·K.



TA PROCE	SSING DEVICE LEGEND
	INSTRUMENT O
	PROCESSOR
	TA PROCE

### Foreground Job Completion Time (sec) mean & (sd)

	SCENARIO 1 1 LAN Localized FG	SCENARIO 2  1 LAN Distributed FG	SCENARIO 3 2 LANS (GW 1 Mbit/sec) Distributed FG	2 LANs (GW .5 Mbit/sec) Distributed FG
Low activity BG High activity BG	589 (28)	557 (28) 802 (377)	658 (155)	713 (164)

### User Interface

want with the

Present: INGRES Data Base on Vax

Testing soon: INGRES Data Base on IBM AT

Planning: Window and graphics environment

on IBM AT

Concept definition: Expert user interface on next

generation personal workstation

### **Future Development**

### Respond to user needs

- Scenarios
- Job types
- Devices

Increase the sophistication of the user interface

- Graphics
- Al technology

### Some ideas:

- User defined job(s) (at run-time)
- Library of pre-defined jobs
- ISO/OSI protocols
- Turn into stand-alone system

### DISTRIBUTED PROCESSING CONCEPTS INTRODUCTION

æ

FDD1/FODS BASIC COMPARISON

Williamsburg Workshop November 18-20, 1986 ARC-RI

Terry Grant

TECHNOLOGY DEVELOPMENT OBJECTIVES:

Extend Data Processing Utility to the End User:

- Increased Performance
- Extensibility
- Availability
- Resourse Management

Importance & Metrics
are Application Dependent

### DISTRIBUTED PROCESSING CONCEPTS

### METHOD:

- 1. BOTTOM-UP UNDERSTANDING...

  NECESSARY FOR NEW SYSTEM INSIGHTS

  COMPONENTS PROTOCOL WORKLOAD

  SIMULATION PROVIDES THE PRIMARY BASIS!
- 2. TOP-DOWN SYSTEM STUDIES...

  DESIGN EVALUATIONS FOR SPACE STATION

  FOR AI/AUTOMATION NEEDS

  CONCEPTUAL STUDIES OF DISTRIBUTED PROCESSING

  ANALYSIS SIMULATION EMULATION TEST H/W


  AS REQUIRED (EG.: FOR A NEW DISTRIBUTED OPERATING SYSTEM.

  FOR RELIABLE DATA NETWORK MANAGEMENT)
- 3. DEFINE A DISTRIBUTED PROCESSING RESEARCH FRAMEWORK...


  FOR TRACKING. CHARACTERIZING SIMILAR WORK.

  & PUTTING RESULTS IN THE CONTEXT OF APPLICATIONS

### LOAD AND THE LANES3 SIMULATIONS



### VERSION III ISO-OSI MODEL



PHYSICAL LAYER

LINK LAYER

- STAR OR TOKEN PASSING RING

- FODS OR FODI TOKEN RING MEDIA ACCESS CONTROL

(ANSI X3T9/84-X3T9.5/883-16 Rev. 7.2)

NETWORK LAYER

LOAD LAYER

- USER DEFINED MESSAGE BUFFERING


- USER DEFINED MESSAGE DESCRIPTORS


### PRELIMINARY PERFORMANCE COMPARISON, using LANES3 FDDI(async) vs. STAR\*BUS/FODS

### ASSUMPTIONS:


- o POISSON DISTRIBUTION on INTER-ARRIVAL of LOAD MESSAGES
- o 2KBYTES PER LINK LAYER FRAME
- o INSTANT RECEPTION OF MESSAGES AT LOAD LAYER (STD ASSUMPTION)
- o LARGE FIFO BUFFERS AT NETWORK LAYER
- o TEN NODES OR STATIONS


BASELINE FOR FUTURE APPLICATION-SPECIFIC STUDIES






MAXIMUM LOAD TO LOAD DELAY VS. THROUGHPUT FODS & FDDI - 10 Stations and Single Frame (2kbyte) Messages







### APPLICATIONS INFORMATION AN IMPORTANT NEED

### o EXAMPLE - EUROPEAN INDUSTRIAL DATA TRAFFIC MODEL: \*

Traffic Scenario	Useful frame length (octets)	Priority	Deadline (ms)	Average number of messages/second/station		
				WORKSHOP	TELEPHONES	FACTORY
ALARMS	30	0	0	1	0	0.25
SENSORS/ ACTUATORS	30	1	5	80	0	20
TELEPHONES	250	1	15	0	32	14,6
TRANSACTIONS	200	2	20	10	0.	2
FILES	2000	3	50	0.5	0	0.1

- · from Gerard Le Lann, INRIA, France
- o SPACE STATION DMS TRAFFIC MODEL(S) ?
- o U.S. INDUSTRIAL DATA TRAFFIC MODELS FOR FDDI, SAE-9B, STAR\*BUS ?

### A Systems Level Approach to Distributed Processing

November 18, 1986

bу

Robert J Meier, Jr. (415) 694-6526

### NASA

Ames Research Center Moffet Field Mountain View, CA 94040

### A Systems Level Approach to Distributed Processing

Date of Presentation: November 18, 1986

(20:15)

THE PERSON

0. (1:30) Introduction

A. (0:15) [Title] Title, Name, and Extension

B. (0:30) [Goal] The overall project goal is to develop techniques for cost-effectively producing software for high-performance general-purpose computers.

C. (0:45) [Presentation] This presentation will describe the problem, the necessary elements of a solution, and an example solution. A. (1:00) [Speed] The solid line shows the instruction rate of high-end commercial single processors versus time. The dotted line shows the instruction rates demanded by high-end commercial applications. In the past, memory speed was the bottleneck, and only in the last decade has a need for processing speed been keenly felt. Today, commercial high-end processors are at or near fundamental physical limits. Space Station experiments are high-end users.

B. (1:15) [Communication] Instruction fetch limitations are illustrated, by noting that as the memory size, indicated by white boxes, grows, fetch time grows. The time to select a new instruction address at the processor, black box, address it, grey box, and fetch it, is bounded below by signal propagation speed. If memory elements have a minimum physical size, are accessed by a single processor, with a random distribution we can calculate an upper limit on instruction rate. Space Station experiments will have tight communication restrictions.

C. (0:30) [Miniturization] Current research is examining ways to reduce the minimum physical size of memory elements, by using nonelectronic storage, such as optical or cryotronic. These change the calculated performance limits, but are currently infeasible, and only provide a decade's respite.

D. (0:30) [Restructuring] Current research is examining ways to automatically restructure algorithms to increase locality. This also changes the calculated performance limits, but typical algorithm classes, like compilers are considered intractible.

E. (0:45) [Parallel] This research assumes the use of parallel processors (black) distributed through memory (white). As the tasks and machine size grow, the number of processors also grows, so mean communication distances are reduced and instruction rates increased.

F. (1:00) [Saturation] Any architecture that imposes global dependence on a fixed set of components limits computer performance. When demand for the critical component is low, the growth in performance is linear, dotted line. When the critical component is being fully utilized, saturation is reached as indicated by the solid line. When the critical component is overused, contention and other overhead, will frequently reduce performance below saturation.

 (6:00) [Solution] We need a computer, with no architecturally imposed performance limits.

- A. (1:15) [Extensibility] When we need more speed, we need the ability to add more processors to increase throughput. The dotted line shows the ideal growth of performance with number of processors. The shaded area indicates the desired performance growth when we have no global dependence on a spatially bound resource. For Space Station, we can't afford to swap out old hardware in order to increase performance. For some applications, over some finite range, actual performance may exceed the ideal assymptote. Such a system is called extensible or scalable.
- B. (1:15) [Dynamic] When physical components fail, or task requirements change, we need to switch component usage without stopping the entire machine. The diagram shows three tasks running on three subsections of the machine. When one processor fails (X), idling (0) and replacing (circle) it should not disturb the other tasks. This means that we have no global dependence on a timely bound resource. In Space Station we can't afford to shutdown an entire system to upgrade individual subsystems.

C. (0:30) [Reconfigure] Extensibility + Changeability = Dynamic Reconfigurability.

D. (1:00) [Classes] These constraints can be characterized more precisely in terms of seven constraints applicable to all levels of hardware, software, and firmware. A detailed explanation of these is beyond the scope of this talk, but seven algorithms can be used to loosely represent them. (Matrix' arithmetic, Alpha-Beta search, Masking, Tree sort, Loader, Exhaustive Graph Tracer, Compiler)

E. (1:30) [Current] Classic Vector (Kuck), Dataflow (Gadjski), and Neural Net (Hopfield) architectures can handle some of these algorithms in parallel, but not all. In practice, any implementation can handle all in sequential mode, but not in parallel. Together, their capabilities overlap to form a complete set. III. (7:15) [Example] Thousands of processors can be programmed cost-effectively by hierarchically structuring the processing resource similarly to memory.

A. (1:30) [Multiplier] As a simple example, an eight-byte multiplier can be built hierarchically in software from atomic processors to obtain a high degree of parallelism. Note that the eight-byte multiplier recursively includes four-byte multipliers.

B. (0:45) [Transparency] The programmer using the multiplier need not know whether he is using a special-purpose chip or a process structure. With a compiler, the low-level details of the machine are hideable from the high-level language programmer.

C. (1:00) [Structures] As with data structures, a small number of process structures suffices. An example set is shown, but applications and experience will dictate which particular set among many is most suitable. If, while, and expressions are the ordinary ones, save that functions of processing may exist (e.g. run status). Indirect addressing (array brackets) might simply be extended to select processors as well as memory. When might be used to state an event, after which some statement will be executed. Just as memory is requested and freed, processing might be requested and freed with a halt statement.

D. (1:45) [Federal] A federal resource allocation scheme is a scalable, dynamically reconfigurable. This walkthru illustrates a case where process D requests 2 more resources which are not available until process B terminates and returns its 6 resources. Note that successive levels (G) of the tree control larger portions (by factor of 4) of the total resources so that each node can see a constant service load.

E. (0:45) [Distributed] The operating system will be scalable if it can run on any node. Each node must be able to act as a controller. Though remote calls are currently done only on loosely-coupled systems, we are discussing a closely-coupled system.

F. (1:00) [Simulation] An operating system and several hardware implementations have been designed and a register-level simulation has been performed. The simulation indicated that about 25% of the processors could be kept usefully occupied while 12% were involved with overhead.

IV. (1:00) [Summary] High performance requires a scalable, dynamically configurability. This can be cost-effectively programmed using structured programming of the processing resource and a dynamically reconfigurable operating system and hardware.

### Project Goal

To

Develop Techniques for Cost Effectively

**Programming** 

High-Performance

General-Purpose

Distributed Processors

### Presentation

Problem

Solution

Example

### Problem

Fundamental physical limits prevent current computer architectures from supplying the processing demands of the future.


### Communication Time versus Memory Size

Processor


☐ Memory

TAIN NE


Accessed Memory




0




O




### Processing Speed Supply versus Demand



### Current Research to Minimize Physical Size




Super-Cooled Memory



Optical Integration


### Current Research to Minimize Access Distribution



while 0 s i < 11, while 0 s j < 11, if f(a(i, j)) then g(a(i, j))




k = 0
while 0 s i < 11,
 while 0 s j < 11,
 if f(a(i, j)),
 x(k) = a(i, j),
 k = k+1.
while 0 s l < k
 g(x(k))</pre>




Source Code Restructuring

### Communication Time versus Memory Size


- Processor
- ☐ Memory
- Accessed Memory








 ${\mathfrak O}$ 




### Saturation



### Solution


A scalable, dynamically reconfigurable architecture is necessary.


### Extensibility



ORIGINAL PAGE IS OF POOR QUALITY

### Dynamic Replacement





Dynamic Reconfigurability

Extensibility


+

'Hot' Replacement

Dynamic Reconfigurability OF POOR QUALITY


### Algorithm Class Representatives

The state of the s



### Machine Class Representatives


Y Tubel .



### Example

Thousands of processors can be cost-effectively programmed by structuring the processing resource similarly to memory.

### Structured Programming of Processing Example




### Compiler Hides Structure versus Special-Purpose Hardware from Programmer

- **●** Idle Processor
- Active Processor
- Special-Purpose
- Idle Memory
- Active Memory


$$x*y \Rightarrow Compiler \Rightarrow \bullet \bullet \bullet$$


Special-Purpose Hardware




**Processing Structure** 


### Minimum Processing Structure Set Example






### Distributed Control





### Simulation





### Summary

Problem: Fundamental physical limits prevent current computer architectures from meeting the processing demands of the future.


Solution: A scalable, dynamically reconfigurable architecture is necessary.

Example: Thousands of processors can be cost-effectively programmed by structuring the processing resource similarly to memory.

### SPACEBORNE OPTICAL DISK CONTROLLER DEVELOPMENT

Thomas A. Shull

National Aeronautics and Space Administration Langley Research Center, Hampton, Virginia




vit.

ORIGINAL PAGE IS OF POOR QUALITY

## Preliminary Design Review Optical Disk Buffer

# Magneto-Optic Recording Process




## Optical Disk Buffer

Preliminary Design Review

## SPOT GEOMETRY AND TRACK SPACING

GEOMETRY

- 9 ELEMENT ARRAY 8 DATA + 1 TRACKER
- 1.4 µm TRACK PITCH
- 2.1 µm GUARD BAND BETWEEN DATA BANDS
- 0.7 µm SPOT DIAMETER
- TRACKING
- SPIRAL PATTERN
- CLOSED LOOP RECORDING AND PLAYBACK
- PREFORMATTED PERMANENT PILOT TRACK
- PILOT TRACK CONTAINS RADIUS (TRACK NUMBER) IDENTIFICATION DATA AT SEPARABLE LOW DATA RATE



PERMANENT PILOT TRACK -

3-2

# **Optical Disk Buffer**

#### Preliminary Design Review

## BUFFER DATA TRACK SPECIFICATION

NUMBER OF USER BITS/REVOLUTION/TRACK	NUMBER OF FORMATTED BITS/REVOLUTION/TRACK	DVERHEAD ADJUSTMENT FACTOR (1)	NUMBER OF SECTORS/REVOLUTION/TRACK	NUMBER OF USER BITS/SECTOR
OF U	OF F	O AD	OF S	OF U
NUMBER	NUMBER	OVERHEA	NUMBER	NUMBER

1,081,34	1,297,61	1.20	33	32,768 BIT
RACK	ION/TRACK		CK	

		CODE ]
MDIUS	STANCE	RECORDING SPOT SIZE RECORDING DENSITY [3 0 (1,7) CODE]
INIMUM RECORDING RADIUS	DRD ING DIS	SPOT SIZE
INIMUM RE	OTAL REC	ECORD ING

				=
				S/B
CHES	HES	2.475 INCHES		Z
ž	ž	ž	I	FEAT
33	805	175	=	15
*	.9	~	0	0

ICKS/SURFACE USER DATA CAPACITY (24 SURFACES	r (24 su	Y JACKS/SURFACE I USER DATA CAPACITY (24 SU
CKS/SURFACE USER DATA CAPACITY	Y JACKS/SURFACE I USER DATA CAPACITY	R OF TRACKS/SURFACE BUFFER USER DATA CAPACITY
CKS/SURFACE USER DATA CAPACITY	Y ACKS/SURFACE I USER DATA CAPACITY	R OF TRACKS/SURFACE BUFFER USER DATA CAPACITY
CKS/SURFAC		R OF TR BUFFER
ICKS/S USER		R OF TR BUFFER
		R OF TR BUFFER

		=
I		BITS
3		=
\$/13		2
<b>RACK</b>	313	, 813 x
8 T	37,8	9.8

	n	5	,	5	
	ž	MB		M	
	1	2.5		8	)
-	•	4		_	
ļ	<u> </u>	7		2	į

E .	A RATE	
DATA RATE	LTTE	
USER	FORMA	

DISK ROTATION RATE

THE FINAL SYSTEM, BUT THE FORMATTED RATE OF THE FINAL SYSTEM WILL BE BRASSBOARD WILL NOT USE ALL THE OVERHEAD CONTRIBUTORS (E.G. EDAC) OF MAINTAINED. THUS, THE DATA STREAMS FROM THE BRASSBOARD BUFFER WILL (1) THE DATA OVERHEAD FACTOR FOR THE PROTOTYPE WILL BE 20%. THE BE DISCONTINUOUS.


#### OBJECTIVES


Foster the application of Erasable Optical Disk Memory Technology for NASA Spaceflight Dota Systems, with emphasis on developing system controller designs which meet NASA mission requirements and constraints.

- Develop and maintain technical cognizance of the Optical Disk Buffer development and ground controller development
- Review the Optical Disk Buffer design as it evolves for areas potentially affecting spaceflight utilization and NASA unique requirements and constraints
- Provide an advocay support role for implementation of this technology into NASA spaceflight applications
- Develop NASA system-level user interface functional requirements for spaceflight applications
- Translate system-level requirements into controller interface requirements
- Develope a flight controller system; which, combined with the Optical Disk Buffer will provide a key capability for future spaceflight data and information systems


## APPLICATION DRIVERS

## GROUND BASED HIGH SPEED MASS MEMORY DATA ARCHIVES CONTROLLED ENVIRONMENT NETWORK/BUS INTERFACE





## SPACEBORNE MULTIPLE HOST/SOURCE LAUNCH SURVIVAL SPACE ENVIRONMENT DIVERSITY OF DATA ROUTES



## TOP LEVEL ARCHITECTURE

FOR

# OPTICAL DISK MASS MEMORY SYSTEM


# ODMMS INTERFACE/SYSTEM CONSIDERATIONS


#### SYSTEM TOPOLOGY

MULTIPLE USER

SINGLE USER/HOST

NETWORK RESOURCE





### STORAGE APPLICATION

RANDOM ACCESS MEMORY (NON SEQUENCIAL FILES)

FIFO BUFFER (TEMPORARY STORAGE WITH I/O RATE CHANGE)

SPOOLER (LONG CONTINUOUS FILES)

## OPERATIONAL AND ENVIRONMENTAL CONSIDERATIONS SPACEBORNE ODMMS

DATA RATE AND CAPACITY
SELF TEST
DYNAMIC RECONFIGURATION
MODULARITY
SERVICEABILITY

SIZE, WEIGHT AND POWER
LAUNCH SURVIVAL
VACUUM
ZERO GRAVITY
RADIATION
ANGULAR MOMENTUM (DRIVE)

TAS A/RE

# FUNCTIONAL PARTITIONING ISSUES

ERROR CORRECTION/DETECTION (EDAC)

DATA FORMATTING

DATA MULTIPLEXING

FILE MANAGEMENT

READ/WRITE DATA BUFFERS

SELF TEST/DIAGNOSTICS

CONFIGURATION CONTROL

# OPERATIONAL REQUIREMENT DRIVERS

DYNAMIC RECONFIGURATION

1/O RATE CHANGE

SIMULTANEOUS INPUT AND OUTPUT

USER FUNCTIONAL/PHYSICAL INTERFACE

## FUTURE WORK

## OPTICAL DISK BUFFER

TECHNOLOGY DEMONSTRATION 1987
BRASSBOARD ODB DEMONSTRATION - 1987
ODB ENGINEERING DEMONSTRATION UNIT

#### CONTROLLER

SPACEBORNE ODMMS/CONTROLLER REQUIREMENTS DOCUMENT CONTROLLER-TO-DRIVE INTERFACE DEFINITION STUDY CONTROLLER CONCEPTUAL DESIGN

BRASSBOARD CONTROLLER

BRASSBOARD CONTROLLER/ODB ENGINEERING CEMO UNIT INTEGRATION AND TEST




OM-BOARD GAAS PROCESSOR DEVELOPMENT

### - PROGRAM OBJECTIVES

- TO ADVANCE THE STATE-OF-THE-ART IN CHECARD HIGH DATA RATE SIGNAL PROCESSING AND STORAGE APPLICATIONS
- TO DEVELOP A GAAS CHIP SET CAPABLE OF
- BIGB LEVEL RADIATION TOLERANCE
- LOW POSTER
- VERY HIGH DATA RATE THROUGHPUT (1000-3600 MIPS)
- ADAPTABLE ARCHITECTURE
- TO DEVELOP ADVANCED COMPUTER ARCHITECTURES

#### ORIGINAL PAGE IS OF POOR QUALITY



Instrument Real Time Data Rate (bps)

#### SEMICONDUCTOR TECHNOLOGY COMPARISONS (ANALYSIS USING 1 MICRON TECHNOLOGY)

COMPLEXITY (EQ. GATES)	200K	10K		9.K	¥	*	200
DOSE RATE (RADS/SEC)	3x10**9	109		10**10	10**10	10.010	10.010
TOTAL DOSE (RADS)	10**6	10**6		10**8	108	10**8	10**8
TEMPERATURE RANGE	-40C - +125C	00 - +850		-200C - +200C	-200C - +200C	-200C - +200C	-200C - +200C
SPEED (PSEC)	300	130		30	50	12	30
TECHNOLOGY	CMOS	ECL	GAAS MESFET:	D HODE	B/D HODE	GAAS HENT	GAAS HB?

4.5 . ...

#### - APPROACH

- DEVELOP AN ADAPTIVE PROGRAMMABLE PROCESSOR (APP) CHIP SET
- STRUCTURE AROUND 8-BIT SLICE GENERAL PROCESSOR (SGP)
- GAAS D-MODE TECHNOLOGY
- SGP FABRICATED AND TESTED IN FY87
- OTHER DEVICES UNDER DEVELOPMENT BY DARPA AND BOCKWELL
- DEMONSTRATE THE CHIP SET PERFORMING AN IMAGE COMPRESSION ALGORITHM (DPCM)
- TO ASSURE VERSATILITY DESIGN AND ANALIZE A MIL-STD-1750
  16-BIT COMPUTER BASED ON CHIP SET




ike

- APPROACH (CONT.)

- CONTINUE IN FY87 STUDY TO DEFINE HIGH PERFORMANCE COMPUTER ARCHITECTURES ( >1000 MIPS )

- FOCUS ON E/D-MODE GAAS FOR HIGH PERFORMANCE SPACE APPLICATIONS OF THE FUTURE




# COMPARISON OF E/D DCFL WITH DEPLETION MODE BFL GATES

LAYOUT OF E-MODE AND D-MODE CIRCUITS


MRDC85-32734

## ENHANCEMENT-MODE (DCFL)

.



### DEPLETION MODE (BFL)



V<sub>DD</sub> = 2.6V V<sub>SS</sub> = -1.5V

0.2V, -0.6V

0.6 mW

VDD VSS AVE. POWER

POWER · SPEED

INT. DELAY

AVE. POWER = 2.0 mW

POWER - SPEED = 300 (J




Rockwell International

Microelectronics Research and Development Center 2.24

- O GALLIUM ARSENIDE TECHNOLOGY
- BUFFERED FET LOGIC (BFL), ADAPTED FOR BUS ORIENTED ARCHITECTURE
  - DEPLETION MODE MESFET (-1.0V VTH)
    - 1.0 MICRON GATE LENGTH
- O OPERATING SPEED: DC TO 200 MHz (GOAL)
- O DIE POWER ESTIMATE
- MAXIMUM 6.8W
  - AVERAGE 5.6W
- O DIE SIZE: 193 MIL X 154 MIL
- O NUMBER OF FETS: 7300
- 0 CHIP 1/0
- 200 MHZ DATA RATE
- GAAS COMPATIBLE
- 64 SIGNALS

#### NASA 3BS FUNCTIONAL BLOCK DIAGRAM



#### O EIGHT-BIT ALU

OR Y	AND Y	EXOR Y
×		
Υ.	*	
•		8
×	×	ZE

- O GENERAL EIGHT-BIT REGISTERS (RO-R25)
- o 7 SPECIAL EIGHT-BIT REGISTERS


EXTENSION FOR MULTIPLY	DATA	ADDRESS	PROGRAM COUNTER	ARGUMENT TO ALU	ARGUMENT TO ALU	ALU RESULT
w	0	<	۵	×	_	7
	•			•	•	•



- O THREE INTERNAL EIGHT-BIT BUSES
  - X-Bus Y-Bus

.

- Z --> X: L8, L4, L2, L1, R1, R2, R4, R8 E --> E: L1, R1, R2 Y-Bus --> Y: R1 O SHIFTING
- O EIGHT-BIT PROGRAM COUNTER INCREMENTER
- o LOOPS
- CYCLE SHIFTS
- OTHER NON-ADJACENT BS-TO-BS COMMUNICATIONS
- EIGHT-BIT ADDRESS BUS INTERFACE
- O EIGHT-BIT DATA BUS INTERFACE




## MIL-STD-1750 COMPUTER DESIGN BIGHLIGHTS

GAAS D HOOR HESPET	16 BITS	200 MBs	64K WORDS	
TECHNOLOGY	WORD LENGET	CLOCK RATE	MEMORY SPACE	RADIATION HARDNESS:

10**8 RADB(GAAB)	HONE	180	20 WATTS	AMPLE FROM Dod
2	2	-	~	•
TOTAL DOSE	SEU LATCH-UP	SEU CHARACTERISTICS	POWER DISSIPATION	SOFTWARE SUPPORT
			POWER	SOFTWA





## KEY FUNCTIONAL ELEMENTS OF CONTROLLER

INTERFACE WITH TEST EQUIPMENT - RESET, RUN, IDLE, SINGLE CYCLE, REGISTER CONTENTS READING OR LOADING

MEMORY INTERFACE FOR FAST/SLOW RAM AND DMA

BIDIRECTIONAL DATA PORT, INSTRUCTION REGISTER, MAP AND PIPELINE

MICROPROGRAM CONTROL ROM - STEP, BRANCH, X WORD STACK, 94 MAIN ROUTINES, 10 OPERAND FETCH ROUTINES FOR 187 INSTRUCTIONS

. ADDRESS REGISTERS AND COUNTERS

STATUS LOGIC

INTERRUPT LOGIC




- O STANDARD GAAS BUFFERED FET LOGIC
- O OPERATING SPEED: DC TO 37.5 MHz
- O DIE SIZE: 95 MIL (APPROX.) X 154 MIL
- O CHIP 1/0
- GAAS DATA RATE 37.5 MIZ 12.5 MIZ
- SILICON SYSTEM DATA KATE
  - 44 SIGNALS
- O BIAS SUPPLIES

	31C SUPPLY		CHOS/TTL DRIVER SUPPL	IS DRIVER SUPPLY	
POSITIVE LOG	NEGATIVE LOGIC	GROUND			
(+2.5v)	(-2.0v)	(0.0)	(+5.04)	(+2.5v)	
200	VSS	GND	200	VDB	
•					

### NON-UNIFORM QUANTIZER SIMPLIFIED BLOCK DIAGRAM


.

ADC86-30013



.

WE !



W.20 , GOI

### - FY86 ACCOMPLISHMENTS

- COMPLETED CRITICAL DESIGN REVIEW OF 8-BIT SLICE GENERAL PROCESSOR (SGP) AND NON-UNIFORM QUANTIZER (NOQ) CONTROLLER:
- LOGIC DESIGN - CIRCUIT DESIGN
- FLOOR PLAN
   LAYOUT & HTRACE
- COMPLETED DESIGN AND ANALYSIS OF MIL-STD-1750 CONTROLLER
- COMPLETED ANALYBIS OF DOD'S GAAS RISC PROCESSOR ARCHITECTURES

0

### - FYST PROGRAM FOCUS

- NON-UNIFORM QUANTIZER KFFORT:
- MANUFACTURE WORKING TOOLS
- PABRICATE TWO WAFER LOTS
- DEVELOP TEST PLANS AND PROCEDURES
  - PURCHASE PROBE CARDS
- WAFER PROBE 8-BIT SLICE OF AND NOQ CONTROLLER
  - DEBIGN AND MANUFACTURE IC PACKAGE

- FY87 PROGRAM FOCUS (CONT..)
- FOCUS EFFORT ON E/D MODE GAAS DEVELOPMENT:
- DEVELOP PARALLEL/SERIAL & SERIAL/PARALLEL REGISTERS
- EVALUATE 2900 GAAS FAMILY FROM VITESSE
- CONTINUE TO IDENTIFY AND DEVELOP ONBOAND PROCESSING ALGORITHES

· K

- FY88 PROGRAM FOCUS

.

- DEVELOP ARCHITECTURES BASED ON THE 8-BIT SLICE OF AND A BARDWARE MULTIPLIER CHIP, CAPABLE OF PARALLEL AND PIPELINED DATA FLOW
- FY89 AND BEYOND PROGRAM FOCUS
- DEMONSTRATE SELECTED ALGORITHMS AND ARCHITECTURES

1.30

-01


## MAX

A High Speed, General Purpose Multicomputer for Space Applications

November 20, 1986

Gary Bolotin

Jet Propulsion Laboratory California Institute of Technology Pasadena, California



. We




## Principle MAX Objectives

- New Device Technology
- Faster, lower power, higher density
   Radiation and Single Event Upset hard
- Powerful Software Methodology
- High modularity
- Sophisticated concurrency support
  - Configuration transparency
- Flexible Concurrent Architecture
- Wide application range through modularity
- Realizable in a variety of device technologies
- Fault Tolerance
- Efficiently tailorable to application needs
  - Distributable for damage tolerance
    - On line repairability



•

#### パポン Technology Roadmap



- Spacecraft Engineering Systems
- Robotics Applications
- High Data-rate Science Instruments

### Device Technology

- Ultimate goal is a VHSIC realization
- Near term space qualifiability is an open issue
- Current implementation in Sandia National Laboratory components
- Previous flight qualification history.
- 2 micron, 10-15 MHz CMOS.
- Hard to >100 krad.
- SEU immune (>37 MeV / mg / cm ).
- Emulation of NS32000 series components. 32 bit μ-processor family. Well suited to high level languages.
- Additional memory and glue components.
- Support for custom VLSI components.

16.30 . ...

Powerful Software Methodology

4

### Two Models Compared

#### Control Flow

Control -Sequential: flow spec. by instructions (ip) Data passing -By reference: indirectly through shared memory (variables)

Concurrency Explicit: branching
control flow (fork)

Synchronization -Explicit: convergent control flow (join) Separate mechanism for each

#### Data flow


Control -Parallel: flows with data (tokens) Data passing -By value: directly between instructions (tokens)


Concurrency -Implicit: token proliferation Synchronization -Implicit: token matching Single unifying mechanism

### The Data Flow Concept

ik


- System functions activated by the flow of information
- Relationships often represented by Data Flow Graphs
- Familiar models...
- Spreadsheet programs
   PERT charts
  - charts
- Signal flow diagrams
   DeMarco structured analysis diagrams





### Data Flow Formalities

B. Continue Comme




- Tokens can be created or destroyed, but never changed
- Strict functions only, no side effects


#### 4

Firing (Scheduling)

Simple Inputs: (



Merge Inputs:




Select Inputs:

able


Nonconsumable (Inputs:

#### Data Flow

Graph Types:




Recursive:




#### High vs. Low Resolution Data Flow

- High resolution
- Simple data
   Simple operations
- (numbers, booleans, etc) (arithmetic, logic, etc)
- Low resolution
- Complex data
   Complex operations
- (arrays, structures, lists, etc) (matrix ops., search, sort, etc)



#### JPL Data Flow So

.



#### 1

# **Low Resolution Data Flow Advantages**

Concurrency specification facilitated

Highly modular code

Details of code hidden at system level

- Design specification, coding, test, and maintenance in small, decoupled pieces

System state completely embodied in tokens

No other context to preserve through faults or interruptions

Need compare or checkpoint only tokens

Unified approach to data & control lowers overhead

Token data

- Meshwork packets common structure

- Memory blocks

- Code segments

#### HYPHOS

inc


The MAX Operating System

- Fully distributed
- One copy on each module
- Cooperation via global bus
- Layered design
- Conventional multi-tasking and I/O at lower level
  - Data flow programming model at high level
- Tailored for real time applications
- Time / event operations
   Prioritization of responses
- Transparently implements fault tolerance


4




Fully connected




Augmented Trees/rings




Hypercube




### More topology examples



Multi-staged pipeline



(d,k) complete
 d = 2, k = 3




Torroidal mesh


## **MAX Hardware Architecture**



- FULLY DECENTRALIZED
- ANY NUMBER OF IDENTICAL PROCESSING MODULES
- NO SHARED MEMORY
   BETWEEN MODULES



wast with the



- SEPARATE LOCAL BUS & MEMORY FOR EACH CPU
- COMMUNICATION THROUGH SHARED MEMORY
- · DMA I/O SUPPORT
- · FPU CO-PROCESSOR

· OFF BOARD BUS


SINGLE BOARD DESIGN



## **VLSI Meshwork Controller Features**

· A

- On-chip circuit switching
- Implements HDLC communication with on-chip CRC generation and error detection
  - · Up to 10Mhz operation
- Optional Manchester II coded data transfer
  - DMA or interrupt driven



1030 . ...


#### 덕


## VLSI Global Bus Controller

#### Features:

•

- 0.5 to 10 Mhz programmable baud rate
  - Broadcast mode
- Fully distributed operation
- Deterministic (worst case) access delay
- Round robin access during heavy loading
  - Multiple access during light loading
- Minimal data traffic, only control information





Jer

### **Fault Tolerance**

William Sugar

Software

Transparent redundancy

Distributed operating system
 Multiple copies of application software
 Triplicate and vote option for data-flow graph functions

Hardware

- Meshwork can route around failed boards

- Dual global bus design

· K

## **Extensions of Current Work**

- Alternate load balancing heuristics
- Application specificDegraded systems
- Data flow algorithms
- Concurrency techniquesRe-usable code
- Advanced development software
- Graphical compilers
- Dataflow languagesEmbedded system simulation tools

# Massively Parallel Processor (MPP)

#### The MPP is:

- 16,384 PROCESSORS (on a 128 by 128 grid)
- HERE AND WORKING
- BEING EXPLOITED FOR SCIENTIFIC RESEARCH IN:

**Physics** 

Earth Science

Image & Signal Processing

Computer Science

CONVENIENTLY PROGRAMMABLE



	2	/	

#### OVERVIEW

1983 DELIVERED TO GODDARD
1983 to SYSTEM AND APPLICATIONS SOFTWARE
DEVELOPMENT
1985 BROAD USER COMMUNITY

THE MPP IS NOW BEING DEVELOPED AS A NATIONAL RESOURCE FOR PARALLEL ALGORITHM RESEARCH



Status MPP

### **WORKING GROUP**

Space Science and Applications Notice (AN)

### Utilizing The Massively Parallel Processor' 'Computational Investigations

## PROPOSALS ACCEPTED TO DATE

- Image / Signal Processing Earth Science
- Physics (Plasma, Astro, Atomic) Computer Science Graphics 100

0

## MPP USER SITES



**D**STANFORD

CASE WESTERN UN. OF MARYLAND

STATE UN. OF NY

COURANT INSTITUTE

FLORIDA STATE DUN. OF CALIFORNIA

85A 1879-14

● UN. OF S. CALIFORNIA ● NC STATE UN.

LANGLEY RESEARCH CENTER

**OUN OF AKRON** 

DINDIANA UN. DUN. OF ALABAMA

USDA

ZEZ

HOFSTRA UN.

NASA/GSFC

#### MPP Status

## MPP USER APPLICATIONS

#### MODELING

Galaxy Evolution
Laser Simulation
Ising Spin Simulation (Atomic Physics)
Plasma Simulation
Navier Stokes Code

## IMAGE & SIGNAL PROCESSING

Detection & Classification Of Galaxies
Analysis Of Biomedical Images
Reconstruction Of Coded Aperture X-ray Images
Contextual Classification
Registration Of Very Large Images
Generation Of Topographic Maps From Imagery
Detection Of Geological Fracture Patterns
Synthetic Aperture Radar

#### GRAPHICS

Space Plasma Graphics Animation Ray Tracing

### COMPUTER SCIENCE

Graph Theoretic Problems
Cellular Automata
Linear Systems Solutions
Forth
Applicative Programming Storage Architecture

in

METHOD:

Algebraic solution of a large linear system (10 by 10 elements)

FEATURES:

Uses block Jacobi method with iteration

Constrained solution

· Allows variation of point spread function across image

APPLICATIONS:

Develop finer detail in imagery

Eliminate scattered light from nearby bright object

Enhance sensitivity

STATUS:

Operational for 512 by 512 images

Met 3

|--|

iki

Dr James Tilton, GSFC, Code 636

METHOD:

Baysian multispectral classifier, expanded to use more than one pixel of information

FEATURES:

Class of each pixel in image determined by statistics based on itself & other pixels (ie. 4 nearest neighbors typically)

 Computationally intensive - order of m\*\*p calculations per and: p is the number of pixels in the context pixel, where: m is the number of classes

APPLICATIONS:

Landsat image classification

 Classification of higher resolution earth observation imagery (such as SPOT)

STATUS:

Operational under batch for image size up to 8192 by 8192

512 by 512 image with 5 classes takes ~30 minutes wall clock

METHOD: Hi

Hierarchical warp stereo technique matches corresponding areas in two images

FEATURES:

Automatic

Iterative - initial step done at low resolution, each succeeding steps done at higher resolution

Supports interactive experimentation with alternative parameters

APPLICATIONS:

Topographic map generation

16.30 . 000

object tracking

STATUS:

operational

MPP Applications	NEURAL NET MODELING Dr Harold Hastings, Hofstra University
METHOD:	Learning experiments performed on a large network of McCulloch-Pitts neurons (threshold devices) connected by synapses with stochastic conduction thresholds.
FEATURES:	<ul> <li>Uses a stochastic model for learning which assumes that noise is beneficial to learning</li> </ul>
	<ul> <li>An ancaling system - combines random search with gradient search</li> <li>Applies equally well to the work of Hopfield, Hinton et al, and Geman and Gem</li> </ul>
APPLICATIONS:	Control systems
STATUS:	Artificially dumb system operational

·103' . sai

MPP Applications

# COMPUTING FRACTAL PATCHES

Dr Michael McAnulty, University of Alabama

METHOD:

Recursively sub-divide a patch. Map the recursion spatially onto the array. The value of each new patch is based on the parent patch plus a stochastic contribution.

FEATURES:

Simple to describe

Clouds look like clouds

APPLICATIONS: • Automat

Automatic generation of texture

STATUS

Operational

COM	
MPP	Applications

### MET HALLEY LARGE-SCALE IMAGE ANALYSIS Dr Dan Klinglesmith, GSFC, Code 684

OBJECTIVE:

For digital images up to 6000 by 6000, implement image analysis tools: image rotation, rubber sheet stretching, registration and resampling, noise removal, and photometric calibration

FEATURES:

Image rotation and rubber sheet stretching implemented with an algorithm that preserves photon count.

APPLICATIONS:

Remapping of photographs of Halley's Comet taken by many telescopes onto one common frame of reference

STATUS:

Image rotation and rubber sheet stretching operational for images up to

6000 by 6000

# FEEDBACK FROM THE MPP USERS

Sept 26, 1986

#### STATEMENTS:

- The process of rethinking algorithms to make them parallel was extremely useful
- Many effective parallel algorithms exist that are not well known outside computer science
- Many projects are using simplified models due to MPP data memory constraint they want 10 to 100 times more memory
- If Parallel Pascal showed up on another machine, their code would probably port
- "the MPP was easy to use"

#### REQUESTS:

- · Higher network data rates to remote user sites
- Less oversubscribed MPP host computer
- Improved portable software development environments
- More development by NASA of general library routines
- · Real-time video output from the array

# CONCURRENT PROCESSING RESEARCH

506-44-11 J. DORBAND

#### OBJECTIVE

Develop Algorithms Not Typically Viewed as Effectively Processed by Highly Parallel Computer Architectures

#### APPROACH

- General Ray Tracing
- Solution of Sparse Linear Systems
- Parallel LISP
- Language Compiling
- Recursive Function Evaluation

#### OAST

COMPUTER SCIENCE/DATA SYSTEMS TECHNICAL SYMPOSIUM

ADVANCED DIGITAL SAR PROCESSOR (ADSP)

Tom Bicknell


4

November 20, 1986


Jet Propulsion Laboratory California Institute of Technology Pasadena, California

IMAGE RECORDING

SAR PROCESSOR



· ill



(4)



### ADSP BACKGROUND

#### **OBJECTIVES**


- DEVELOP THE TECHNOLOGY REQUIRED TO MEET THE SAR PROCESSING **NEEDS FOR MISSIONS IN THE LATE 1980'S**
- BUILD AND DEMONSTRATE A HIGH PERFORMANCE ENGINEERING MODEL PROCESSING TASKS AND CAPABLE OF REAL-TIME OR NEAR REAL-TIME FLEXIBLE ENOUGH TO BE EASILY ADAPTED TO A WIDE VARIETY OF SAR THROUGHPUT RATES

#### APPROACH

- IMPLEMENT SAR PROCESSING ALGORITHM ELEMENTS (FFT'S, MULTI PLIERS, MEMORY SYSTEMS, INTERPOLATORS, FUNCTION GENERATORS, ETC.) INTO A PROGRAMMABLE PIPELINE ARCHITECTURE
- USE ONLY COMMERCIALLY AVAILABLE INTEGRATED CIRCUITS TO MINIMIZE
- OPTIMIZE ARCHITECTURE AND CIRCUIT DESIGN FOR THE BEST BALANCE OF TESTABILITY, FLEXIBILITY, AND EFFICIENCY

# SAR MISSIONS AND PROCESSING SYSTEMS

131





(4)

# ADVANCED DIGITAL SAR PROCESSOR

### **HDR & PROCESSOR**

### SYSTEM DIAGRAM






#### SIR-B IMAGE OF MONTREAL



- STATE OF THE ART SAR PROCESSOR
- MORE THAN 6 GIGAFLOPS COMPUTE RATE
- OVER 150 MBYTES OF HIGH SPEED MEMORY SYSTEM WILL BE CORE PROCESSOR FOR FUTURE MISSIONS SUCH AS MAGELLAN,

#### 4

## **ADSP INTERFACE DIAGRAM**



### ADSP MAJOR SUBSYSTEM SUMMARY

FFT MODULES (4 UNITS)

- 20 MHz PIPELINED FFT (~1.4 giga FLOPS)
- PROGRAMMABLE:

REAL OR COMPLEX INPUT
FORWARD OR INVERSE
16 POINT TO 16K POINT LINE LENGTH
CIRCULAR SHIFT

CORNER-TURN MEMORY

- 72 megabytes (24 bit WORDS)
- 30 mbytes/sec IN, 60 mbytes/sec OUT
- VARIABLE ASPECT RATIO, UP TO 8K LINE LENGTH IN RANGE OR AZIMUTH

## MAJOR SUBSYSTEM SUMMARY (Cont'd) ADSP

### RANGE MIGRATION CORRECTION

- 24 megabytes
- 60 mbytes/sec IN, 240 mbytes/sec OUT
- 4 POINT INTERPOLATE (360 megaflops)

### MULTI-LOOK MEMORY


- 48 megabytes
- 20 mbytes/sec IN, 20 mbytes/sec OUT

(1)

ADSP CORRELATOR HARDWARE


#### ORIGINAL PAGE IS OF POOR QUALITY

19.3' . ...



#### 덕


### AZIMUTH PROCESSOR FFT-CONVOLUTION ALGORITHM





③

**②** 

## AZIMUTH PROCESSOR DERAMP-FFT ALGORITHM








 $P(x, y) = a(y) (x + x_0(y))^2 + b(y) (x + x(y)) + x(y)$ 

GENERAL FORM  $f(y) = f_2y^2 + f_1y + f_0$  $(x + x_n)$  IS MODULE FFT

P(x, y) IS RANGE POSITION (OFFSET) OF THE DESIRED OUTPUT SAMPLE RELATIVE TO CURRENT INPUT SAMPLE

#### ADSP PIPELINE FUNCTIONS

THE WAY WE WANTED



10 MHz

### ENGINEERING MODEL COMPLETED

- CORRELATOR: 25 BOARD DESIGNS, DIAGNOSTICS, 75 TOTAL BOARDS, 28,000 IC'S, 12 kW POWER
- CONTROL COMPUTER: VAX 11/730 WITH SYSTEM TEST SOFTWARE (  $\sim$  5000 LINES OF CODE)
- I/O INTERFACES: APTEC AND HDDT INPUT, APTEC AND SCROLLING DISPLAY OUTPUT

### DEMONSTRATED PERFORMANCE

4.30

- MORE THAN 6 GIGAFLOP COMPUTE RATE USING POINT TARGET TEST
- PROCESSED SIR-B DATA INTO IMAGERY AT 50 MBITS/SEC INPUT RATE (1.5 TIMES REAL-TIME RATE) IN BOTH BURST MODE (MAGELLAN) AND CONTINUOUS MODE (SIR)

#### 덕

### ADVANCED DIGITAL SAR PROCESSOR **APPLICATIONS**

MISSION	STATUS	
MAGELLAN	COMMITTED	WILL USE CAPACIT
SIR-C	COMMITTED	WILL USE

APPROACH

WILL USE ORIGINAL ADSP AT 1/4 CAPACITY	WILL USE ORIGINAL ADSP AT FULL CAPACITY	JPL WILL BUILD VERSION OF ADSP
COMMITTED	COMMITTED	COMMITTED
MAGELLAN	SIR-C	ALASKA SAR FACILITY  • FRS-1

EOS SAR	IN PLANNING	NEXT GENERATION ADSP / ON-BOARD PROCESSOR

• JERS-1 • RADARSAT

# NASA COMPUTER SCIENCES AND DATA SYSTEMS WORKSHOP

# FLIGHT SAR PROCESSOR STUDY

W. Arens



November 1986

Jet Propulsion Laboratory California Institute of Technology Pasadena, California

#### 4

## FLIGHT SAR PROCESSING

- LONG-TERM OBJECTIVE
- TO DEFINE AND DEVELOP THE ENABLING TECHNOLOGY REQUIRED FOR SAR IMAGE GENERATION ONBOARD EOS-TYPE MISSIONS
- RATIONALE
- REDUCES ON-BOARD DATA HANDLING AND STORAGE REQUIREMENTS
- ALLOWS ON-BOARD INSTRUMENT AUTONOMY AND CONTROL
- REDUCES DOWNLINK DATA TRANSFER REQUIREMENTS
- REDUCES GROUND PROCESSING AND OPERATIONS REQUIREMENTS
- ALLOWS DIRECT DISSEMINATION OF INFORMATION TO USERS

### STUDY BACKGROUND

- INITIATED AS FLIGHT ARRAY PROCESSOR STUDY (FY '84)
- GENERAL PURPOSE SIGNAL PROCESSING
- EXCESSIVE POWER AND MASS FOR SAR WITH PROJECTED TECHNOLOGY
- CHANGED TO FLIGHT SAR PROCESSOR STUDY (FY '86)
- SPECIAL PURPOSE SAR PROCESSING
- POTENTIALLY ACCEPTABLE POWER AND MASS WITH EXISTING TECHNOLOGY

 TO DETERMINE THE FEASIBILITY OF IMPLEMENTING A PRACTICAL FLIGHT SAR PROCESSOR FOR NEAR-TERM EOS-TYPE APPLICATIONS

## FY '86 TECHNICAL APPROACH


ik:

- DEFINE THE PRELIMINARY FUNCTIONAL REQUIREMENTS FOR AN EOS FLIGHT SAR PROCESSOR
- DEFINE A PRELIMINARY BASELINE PROCESSOR DESIGN ARCHITECTURE TO MEET THE FUNCTIONAL REQUIREMENTS
- ASSESS THE IMPLEMENTATION AND TECHNOLOGY NEEDS FOR THE BASELINE **PROCESSOR**
- PROPOSE A STRAWMAN DEVELOPMENT STRATEGY FOR THE BASELINE PROCESSOR
- ESTIMATE PROCESSOR POWER, MASS, AND RISK FOR EOS-TYPE MISSION APPLICATIONS

# PROCESSING REQUIREMENTS


- ACCOMMODATE THREE RADAR RECEIVER FREQUENCY CHANNELS (L, C, AND X) EACH PROVIDING 100 MBPS OF MULTI-POLARIZED DATA
- PROCESS DATA FROM ONE 100 MBPS CHANNEL INTO IMAGES IN REAL TIME WHEN RADAR ON
- SEQUENTIALLY PROCESS DATA FROM REMAINING 100 MBPS CHANNELS INTO IMAGES WHEN RADAR OFF (RADAR DUTY CYCLE ≈ 20%)
- PROVIDE 4-LOOK IMAGES AT 30-METER RESOLUTION OVER A 100 KM SWATH

# BASELINE ARCHITECTURE DEFINITION



## AZIMUTH PROCESSING

130



#### ቯ

# AZIMUTH PROCESSOR FEATURES

A PIPELINED PROCESSING CHANNEL INDEPENDENTLY PRODUCES IMAGE LINES

REAL-TIME PROCESSING ACHIEVED BY PARALLELING CHANNELS

NO DATA TRANSFER REQUIRED BETWEEN CHANNELS

SINGLE INPUT LINE TO ALL CHANNELS

ALL CHANNEL OUTPUTS MULTIPLEXED INTO A SINGLE OUTPUT LINE

PRECISE RANGE MIGRATION CORRECTION

PROGRAMMABLE AZ IMUTH CORRELATION

NO BULK MEMORY REQUIREMENTS

GRACEFUL PERFORMANCE DEGRADATION

#### 딥

### FY '86 RESULTS

- PROCESSOR FUNCTIONAL REQUIREMENTS DEFINED
- BASELINE PROCESSOR DESIGN ARCHITECTURE DEFINED
- IMPLEMENTATION AND TECHNOLOGY NEEDS ASSESSED
- CURRENT CMOS VLSI CHIP TECHNOLOGY ADEQUATE
- DEVELOPMENT STRATEGY PROPOSED
- 9-YEAR, \$20 M PROGRAM THROUGH FLIGHT PROTOTYPE
- TWO FIRST-YEAR HARDWARE DEVELOPMENT TASKS
- EOS IMPLEMENTATION CHARACTERISTICS ESTIMATED
- POWER ≈ 500 WATTS
- MASS ≈ 100 KILOGRAMS
- LOW RISK BASED ON CONSERVATIVE ESTIMATES

FLIGHT SAR PROCESSING FOR NEAR-TERM EOS-TYPE MISSIONS APPEARS FEASIBLE

EXISTING SPACE QUALIFIABLE TECHNOLOGY IS APPLICABLE

MASS AND POWER REQUIREMENTS ARE REASONABLE

DEVELOPMENT TIME IS COMPATIBLE WITH EOS OPPORTUNITY

#### ቯ

### FY '86 DELIVERABLES

- PRELIMINARY FUNCTIONAL REQUIREMENTS DOCUMENT
- PRELIMINARY BASELINE DESIGN DESCRIPTION DOCUMENT
- FY '86 RTOP REPORT
- PROCESSING NEEDS ASSESSMENT
- ARCHITECTURE CHARACTERISTICS DEFINITION
- IMPLEMENTATION NEEDS ASSESSMENT
- AZ IMUTH PROCESSOR TRADEOFF STUDY
- BASELINE ARCHITECTURE DEFINITION
- TECHNOLOGY NEEDS ASSESSMENT
- DEVELOPMENT STRATEGY



### FY '87 PLAN

- REFINE FLIGHT SAR PROCESSOR PERFORMANCE REQUIREMENTS
- DEVELOP OPERATIONAL SCENARIOS FOR EOS-TYPE MISSIONS
- DEVELOP COST TRADEOFFS FOR FLIGHT SAR PROCESSING
- PERFORM PROCESSOR DESIGN TRADEOFFS AT THE SYSTEM LEVEL
- REFINE DEVELOPMENT STRATEGY FOR FLIGHT PROTOTYPE PROCESSOR
- CONDUCT PERIODIC PEER-LEVEL DESIGN REVIEWS
- UPDATE FUNCTIONAL REQUIREMENTS AND DESIGN DESCRIPTION DOCUMENTS

### HOPFIELD'S NEURAL NETWORK MODEL **ELECTRONIC ASSOCIATIVE MEMORY BASED ON**

Anil Thakoor

ADVANCED ELECTRONIC MATERIALS
AND DEVICES SECTION

#### 딕

Jet Propulsion Laboratory California Institute of Technology Pasadena, California

# UNIQUE FEATURES OF NEURAL NETWORK MEMORY

• ULTRA HIGH DENSITY: ~ 109 BITS/CM2

ELECTRONIC INPUT/OUTPUT: NO MOVING PARTS

MEMORY NON-VOLATILE: RADIATION RESISTANT


MEMORY DISTRIBUTED IN 'PASSIVE' INTERCONNECTIONS : LARGE STORAGE CAPACITY (102-104 BITS) PER ACTIVE DEVICE, (TRANSISTOR) (SYNAPSES):

ASSOCIATIVE NATURE:

CONTENT ADDRESSABILITY: RETRIEVAL FROM PARTIAL INPUT


FAULT-TOLERANCE: RETRIEVAL FROM PARTIALLY INCORRECT INPUT:

: ALSO, NO LOSS OF INFORMATION BY LOSS OF SOME CONNECTIONS



.

#### How Does the Brain Learn?




### OUTLINE

- WHAT IS A NEURAL NETWORK?
   HOW DOES IT WORK?
- WHY ELECTRONIC NEURAL NETS?
   WHAT DO THEY PROMISE?
- JPL's RESEARCH APPROACH
   WHERE ARE WE TODAY?
- FUTURE PLANS
   WHERE ARE WE GOING?


#### 且

## A FLIP FLOP CIRCUIT




# CONNECTION MATRIX MEMORY

ikt



# 'NEURON' DEVICE CHARACTERISTICS



### 릭

## **BINARY MEMORY MATRIX CONCEPT**


HOPFIELD MODEL (HOPFIELD, 1982)

CONNECTION STRENGTH

• BINARY MEMORY MATRIX

1 IF  $\sum_{i} v_{i}^{S} v_{i}^{S} > 0$ •  $T_{ij}$  0 otherwise

## **OUTER PRODUCT WRITING PROCESS AUTO ASSOCIATIVE MODE**



## WRITING PROCESS "TAPE-RECORDER" MODE


WORD U -


덕

C-4

2-287

PARALLEL OUTPUT






N.

### JPL BINAR

•

# BINARY MEMORY MATRIX SYSTEM FOR NEURAL NETWORK SIMULATION



### ቯ

## SAMPLE NAME RECALL FROM THE PROGRAMMABLE 32×32 BINARY MATRIX MEMORY

STORED		BINAR	BINARY CODE		PROMPT	MEMORY OUTPUT
JANE	0001000	1100000	0011000	10000100	I IZZZ I IZZZ I IZ	JANE JANE (NULL STATE) JANE
NHO	01001000	0010100	01100000	00011000	1 1 IX 1 IX 1 IX 1 IX 1 IX 1 IX 1 IX 1 I	JANE JOHN JOHN
ADAM	1100000	11000000 10001000 11000000	1100000	01000001	A D O O O O O O O O O O O O O O O O O O	(FALSE STATE) (FALSE STATE) ADAM (NULL STATE) ADAM
MARY	10000010	01000001 11000000	10000100	10010000	2 1 1 2 2 0 2 1 1 2 2 2 3 1 1 2	MARY JANE MARY MARY
GLEN	10000001	01000010	100001100 001100001	00011000	S I N N N N N N N N N N N N N N N N N N	GLEN GLEN GLEN GLEN GLEN (FALSE STATE)

### A 32 x 32 BINARY MEMORY MATRIX BOARD\* FABRICATED WITH OFF-THE-SHELF **ELECTRONIC COMPONENTS**

## **DEMONSTRATED FEATURES:**

- **ASSOCIATIVE NATURE, CONTENT ADDRESSABILITY**
- FAULT TOLERANCE
- FAST RECALL, IN ONE MACHINE CYCLE (~10 450C)
- SPURIOUS WORD ERROR CORRECTABLE BY MAKING ASYMMETRIC CONNECTIONS

CONFERENCE LON'S BEACH, CALIFORNIA; OCTOBER 1985, 1'. 160. \*PROC. AIAAIACMINASAIIEEE COMPUTERS IN AEROSPACE V

(4)

### JPL POTENTIAL APPLICATIONS OF NEURAL NETWORKS

### I. INFORMATION STORAGE

- MASSIVE ARCHIVAL/INTERACTIVE INFORMATION BANKS
- RAD HARD, HIGH SPEED, PARALLEL MEMORIES FOR SPACEBORNE COMPUTERS
- INTERACTIVE KNOWLEDGE-BASE FOR AI/EXPERT SYSTEMS
- FAULT-TOLERANT, ASSOCIATIVE MEMORIES FOR ROBOTICS

### **II PATTERN RECOGNITION**

- TARGET RECOGNITION
- NEAREST NEIGHBOR CLASSIFICATION
- VOICE RECOGNITION
- OBJECT (SHAPE), FINGERPRINT (FEATURE) RECOGNITION
- LANGUAGE INTERPRETATION/TRANSLATION
- IMAGE PROCESSING

### III COMPUTATION

- ERROR CORRECTION DECODING (COMMUNICATIONS: SPACE, DEFENSE)
- PROCESS OPTIMIZATION AND CONTROL (ROBOTICS, LOGIC MODULES)
- DIRECT INFERENCE AND GENERALIZATION (HARDWARE-BASED EXPERT SYSTEMS)
- SELF ORGANIZATION

덕

## SOFTWARE SIMULATION

### INFORMATION STORAGE CAPACITY OF BINARY MEMORY MATRIX

. DILUTE CODING OF VECTORS IS NECESSARY FOR OPTIMAL INFORMATION STORAGE

i.e. M~10g, N

M (VECTOR STRENGTH) - NUMBER OF 'ONES' IN A BINARY VECTOR

INFORMATION STORAGE CAPACITY:

I - NO. OF VECTORS STORED x INFORMATION CONTENT PER VECTOR

- R x log (N)

- R M log2 N FOR N ≫ IA

# STORAGE CAPACITY OF "SMALL" MATRICES

z	2	Iw (bits)	Œ	I <sub>T</sub> (kilobits)	(%) M2
1	10	18	3,300	267	۲
1024	20	142	1,800	255	-
1	80	48	340	16	8
967	16	82	200	16	12

N = MATRIX SIZE


M = VECTOR STRENGTH

I. = INFORMATION CONTENT PER WORD

R = NUMBER OF VECTORS STORED

IT = TOTAL INFORMATION STORED

Ew = MEAN WORD ERRORS



(SCHEMATIC LAYOUT)

# WHY THIN FILM MEMORY MATRIX?

- TERMINAL, PASSIVE INTERCONNECTIONS IN THIN FILM FORM INFORMATION STORAGE IN AN ARRAY OF SIMPLE, TWO **PROMISES:**
- • HIGH STORAGE DENSITY ( $\sim 10^9$  bits/cm<sup>2</sup>)
- .. NON-VOLATILITY
- • MORE INFORMATION PER ACTIVE DEVICE (10<sup>2</sup> TO 10<sup>4</sup> bits/neuron)
- POSSIBLE SHARING OF ACTIVE ELECTRONICS (ARRAY OF NEURONS) TO 'ADDRESS' A CHOSEN MEMORY 'BLOCK'

### 互

## ULTRA HIGH DENSITY, NON VOLATILE INFORMATION STORAGE

iki

ULTRA HIGH
 DENS ITY

: MEMORY MATRIX

IN THIN FILM FORM

NON-VOLATILITY

: INTERCONNECTIONS

STABLE MICROSWITCHES WITH MEMORY

CONVENIENT
 INPUT/OUTPUT

: WRITE/READ/ERASE

SWITCHING MECHANISMS?

⇒ TWO TERMINAL, PASSIVE, MEMORY ELEMENT AT EACH NODE

### 덕

## UNIQUE FEATURES OF NEURAL NETWORK MEMORY

• ULTRA HIGH DENSITY: ~ 109 BITS/CM2

ELECTRONIC INPUT/OUTPUT: NO MOVING PARTS

MEMORY NON-VOLATILE: RADIATION RESISTANT

MEMORY DISTRIBUTED IN 'PASSIVE' INTERCONNECTIONS (SYNAPSES):
: LARGE STORAGE CAPACITY (10<sup>2</sup>-10<sup>4</sup> BITS) PER ACTIVE DEVICE, (TRANSISTOR)


ASSOCIATIVE NATURE:

CONTENT ADDRESSABILITY: RETRIEVAL FROM PARTIAL INPUT

• FAULT-TOLERANCE: RETRIEVAL FROM PARTIALLY INCORRECT INPUT:

: ALSO, NO LOSS OF INFORMATION BY LOSS OF SOME CONNECTIONS


## THE SIMPLEST THIN FILM MATRIX STRUCTURE SYNAPTIC CONNECTIONS IN SANDWICH GEOMETRY




## **MEMORY SWITCHING IN a-Si:H**

**MATERIAL EVALUATION** 

•





## MEMORY SWITCHING IN a-SI:H



I-V CHARACTERISTIC
WITH A BALLAST
RESISTOR (10<sup>6</sup>  $\Omega$ )
IN SERIES

## SANDWICH GEOMETRY





ADVANTAGES: 


SIMPLEST STRUCTURE


HIGH DENSITY

• ROFF ~ 108 \D. RON ~ 103 \D.

INCORPORATION OF A STABLE BALLAST RESISTOR DIFFICULT **DISADVANTAGE:** 

## PLANAR CONFIGURATION





BALLAST RESISTOR: a-Ge:A1 ADVANTAGES:


RESISTIVITY TAILORED:  $4\Omega$  cm LENGTH =  $20 \mu$ m R R BREADTH =  $10 \mu$ m R

 $R = 8 \times 105$ 


THICKNESS = 1000 Å

\* ROFF: ~ 108 A, RON ~ 8 x 105 A

DISADVANTAGE: • LOW DENSITY




SIDE SADDLE STRUCTURE




BALLAST RESISTOR OF A SUITABLY TAILORED MATERIAL IN A VERTICAL OR SIDE-SADDLE GEOMETRY PROMISES **EPROM WITH** 

- VERY HIGH CONNECTION DENSITY
- CONTROLLED 'ON' RESISTANCE

### ORIGINAL PAGE IS



WE!



### CONCLUSIONS

a-Si:H AS THE SWITCHING MATERIAL AND a-Ge:ALAS **MEMORY SWITCHING WITH LOW SWITCHING ENERGY** BINARY SYNAPTIC CONNECTIONS FABRICATED WITH THE BALLAST RESISTANCE MATERIAL HAVE SHOWN ~ 25 nanojoules 2 1 nanojoules e.g. 10 µm x 10 µm AREA I AM X 1 AM AREA

**EPROM BASED ON THE MEMORY SWITCHING IN THE** SIDE SADDLE CONFIGURATION AND SUBMICRON LINEWIDTHS MAY APPROACH A DENSITY OF ~ 109 CONNECTIONS/cm<sup>2</sup>

# **ELECTRONIC NEURAL NETWORK**

- SIMULATION
- SOFTWARE
- DISCRETE COMPONENT HARDWARE
- ANALOG-DIGITAL HYBRID COMPUTER
- PROGRAMMABLE CASCADABLE CHIP
- DEVICE DEVELOPMENT
- THIN FILM MEMORY SWITCH WITH BALLAST RESISTOR
- VLSI NEURON
- O THIN FILM BINARY NEURAL NETWORK
- ARCHITECTURE FOR BLOCK ADDRESSING
  - O WAFER LEVEL INTEGRATION

### 덕

## ELECTRONIC NEURAL NETWORKS HARDWARE DEVELOPMENT


- SYNAPTIC CONNECTIONS MADE DURING THE MATRIX
   FABRICATION PROCESS
- ULTRA-HIGH DENSITY ASSOCIATIVE MEMORY
  - FAULT TOLERANT PATTERN RECOGNITION
- PROM: PROGRAMMABLE BUT NON-ERASABLE SYNAPSES
- SMART KNOWLEDGE BASE
- INTELLIGENT INFORMATION PROCESSING
- EPROM: ERASABLE, PROGRAMMABLE SYNAPTIC CONNECTIONS
- LANGUAGE COMPREHENSION
- COMBINATORIAL OPTIMIZATION
- AUTONOMOUS LOGIC AND CONTROL OPERATIONS

ቯ

### OBJECTIVE

TO EXPAND THE INTELLIGENT INFORMATION PROCESSING ABILITIES OF ELECTRONIC NEURAL NETWORKS BY RESEARCH AND DEVELOPMENT OF DEVICE CONFIGURATIONS FOR ERASABLE, NONVOLATILE, THIN FILM MICROSWITCHES (SYNAPSES) FOR ASSOCIATIVE EEPROM

## ELECTRONIC NEURAL NETWORKS HARDWARE DEVELOPMENT



### 덕

### ERASABLE, ELECTRONIC MEMORY SWITCHING

- SILICON-BASED DEVICES
   FLOATING GATE FET
- AMORPHOUS CHALCOGENIDES
   REVERSIBLE PHASE TRANSFORMATIONS
- NOVEL DEVICE STRUCTURES

  P-n-I JUNCTIONS IN AMORPHOUS SILICON
- ELECTROCHEMICAL SWITCHING ELECTROCHROMIC MATERIALS

## SYNAPTIC INTERCONNECTS CANDIDATE MATERIALS

- AMORPHOUS SEMICONDUCTORS
- AMORPHOUS SEMICONDUCTORS
   ALLOYED WITH METALS
- METAL/DIELECTRIC CERMET SYSTEMS
- TAILORED OXIDES AND NITRIDES
- SILICIDES

### 百

A CONTRACTOR OF THE PARTY OF TH

## ERASABLE, NON-VOLATILE SYNAPTIC CONNECTORS

SURVEY OF POTENTIAL CANDIDATES
 NOVEL MATERIALS AND DEVICE STRUCTURES

 FOR THIN FILM MICROSWITCH WITH
 MEMORY AND HIGH PRECISION BALLAST

 RESISTORS

ARCHITECTURE FOR SYNAPTIC ARRAY

INTERFACING WITH NEURON ARRAY

DEVELOPMENT OF NEURAL NET BLOCKS

SYSTEM INTEGRATION

# ELECTRONIC NEURAL NETWORKS FOR PATTERN RECOGNITION

**NEAR-TERM APPLICATIONS** 

AUTOMATION AND ROBOTICS

PERCEPTION AND CONTROL

FOR EXAMPLE:

TRACKING OF A SPINNING SATELLITE



### SUMMARY

1

- HARDWARE SIMULATION HAS DEMONSTRATED
- CIRCUIT STABILITY
- ASSOCIATIVE NATURE
- FAULT TOLERANCE
- FAST RECALL CAPABILITY
- 100 BITS OF INFORMATION (PARALLEL) READOUT IN 1 µSEC FROM A 1024 x 1024 MATRIX RESULTS IN 108 BITS/SEC DATARATE
- BINARY MEMORY MATRICES EXHIBIT SIGNIFICANT INFORMATION STORAGE CAPACITY WITH VIRTUALLY NO ERRORS
- A 1024 x 1024 MATRIX HOLDS 256K BITS OF INFORMATION
- NON-VOLATILE, THIN FILM CONTENT-ADDRESSABLE MEMORIES BASED ON NEURAL NETWORK CONCEPTS ARE EXPECTED TO REACH HIGH DENSITY
- SUBMICRON LINEWIDTH SLIGGESTS ~109 BITS/CM<sup>2</sup>

### NASA Computer Science Research Program Plan Update 1987

Michael McGreevy

Aeronautical Computer Science, CASIS, and Aerospace Human Factors

OAST Computer Science/Data Systems Technical Symposium Williamsburg, VA November 20, 1986

## 1983 Computer Science Research Program Plan (NASA IM 85631)

· K

The 1983 plan continues to be a solid foundation.

· doal:

advancing computing technology in aerospace applications. provide technical foundation within NASA to exploit

approach:

☐ develop in-house capability in disciplines critical to NASA conduct focussed research and experimentation
 maintain strong university base of fundamental research in aerospace computer science

• objectives:

develop advanced aerospace computing concepts
provide theoretical and technology base
strong NASA capability in advanced computer science
support NASA's unique requirements

## 1983 Computer Science Research Program Plan

- 1983 basis:
- □ NASA's computing requirements and challenges
   □ the state of the art of relevant computer science
- The three themes of the 1983 plan:
- Concurrent processing
- system architectures, languages, and algorithms for computationally intensive aerospace research problems (eg. CFD, image processing)
- Highly reliable cost-effective computing

space missions and man-rated aeronautic and space flight vehicles fault-tolerant architectures; tools and techniques for developing verifiably correct software for long-duration unattended

Scientific and engineering information management

effective management and distribution of data to support productive agency research, development, and management

# 1987 Computer Science Research Program Plan Update

- 1987 basis:
- □ NASA's requirements and challenges have evolved
   □ the state of the art has clearly advanced
- and new parallel systems are available (e.g Connection Machine). and "effective distribution of data" have gained new meaning, The original themes continue to be valid, though "reliability"
- New themes are emerging:
- Software engineering
- e.g. the challenge of Space Station software; ADA; lifecycle management...
- ☐ Artificial Intelligence
- e.g. knowledge acquisition; learning; reasoning under uncertainty; verification of expert systems...

# 1987 Computer Science Research Program Plan Update

Our approach to the original themes may need to be updated.

For example:

- in a focussed and coordinated way which addresses the □ Is NASA conducting Concurrent Processing research the Agency's unique requirements?
- ☐ Is NASA effectively using its computer science expertise to handle the technical information glut?
- Are the Agency's unique requirements for communication of mission critical scientific, engineering, and management information being met?
- Can NASA remain capable in advanced computer science with its current funding and personnel strategies?

## 1983 Computer Science Research Program Plan

1983 NASA Program Overview:

☐ Design and analysis methods

□ Simulator systems

☐ Handling of experimental data

☐ Flight crucial systems

□ Operations

☐ Computational modeling of physical processes

☐ Management applications

☐ Engineering applications

 0: In what areas can NASA's computer science expertise make critical contributions to the missions of the Agency?

# 1987 Computer Science Research Program Plan Update

NK:

- Milestones:
- □ November 1986: kickoff plan update activity;
- ☐ December 1986: form intercenter plan update committee;
- □ January-March 1987: draft new plan in expanded PASO format, and establish mechanism for in-house peer review;
- □ June 1987: peer review of in-house computer science program, and consideration of new studies;
- ☐ July 1987: selected studies form basis of RTOP negotiation;
- and begin to build advocacy for FY89 augmentation; □ August 1987: Software Engineering Symposium,
- ☐ September 1987: rewrite of 1983 Computer Science Research Program Plan Technical Memorandum

PASO: Plans and Specific Objectives RTOP: Research and Technology Operating Plan

16.30 . 201

### CLOSING REMARKS

The afternoon session on Thursday, November 20, was devoted to a CSTI Planning Session that was led by Richard Grumm (JPL) and John Dalton (GSFC). As a result of this effort, a Data Systems Technology Working Group was organized as part of the CSTI Initiative.\* The makeup of the DSTW Group is as follows:

Chairman - R. Kreider, OAST/HQ

Members - H. Benz, LaRC

T. Grant, ARC

D. Nichols, JPL

J. Dalton, GSFC

Members representing JSC, MSFC and LeRC are to be named at a later date.

The third Computer Sciences and Data Systems Technical Symposium adjourned following the conclusion of the DSTW planning session. The fourth gathering is tentatively scheduled to be held at ARC in the Spring of 1988.

\*A parallel working group concerned with Computer Sciences was organized during an ad hoc evening session held on November 18. The Computer Sciences Working Group is headed by Mike McGreevy (OAST/HQ) and Sue Voigt (LaRC).

### ATTENDANCE LIST

NASA COMPUTER SCIENCES AND DATA SYSTEMS WORKSHOP WILLIAMSBURG, VIRGINIA

NASA Headquarters Washington, DC 20546

Holcomb, Lee Code RC McGreevy, Michael Code RC

Ames Research Center (ARC) Moffett Field, CA 94035

Grant, Terry Mail Stop 244-7 (RI)
Stevens, Ken Mail Stop 233-14
Colombano, Silvano Mail Stop 244-7
Meier, Robert Mail Stop 244-7

Goddard Space Flight Center (GSFC) Greenbelt, MD 20771

> Mail Code 635 Dorband, John Mail Code 520 Dalton, John Campbell, William J. Mail Code 634 Fischer, Jim Mail Code 635 Mail Code 634 Jacobs, Barry Mail Code 630 Halen, Milton Mail Code 636 Ramapryan, H. K. Mail Code 634 Price, Robert

Jet Propulsion Laboratory (JPL) 4800 Oak Grove Drive Pasadena, CA 91109

> Rende, John Mail Code 735.2 Dueck, Sandy Mail Stop 264-786 Ng. Edward Mail Stop 301-440 Mail Stop 301-440 Steinbacher, Judy Bunker, Robert Mail Stop 198-231 Bolotin, Gary Mail Stop 198-231 Martin, Miki Mail Stop 168-522 Thakoor, Anil Mail Stop 122-123 Arens, Wayne Mail Stop 111-208 Salama, Moktar Mail Stop 157-316 Bicknell, Thomas Mail Stop 156-119 Mail Stop 168-522 Borchardt, Gary Grumm, Richard Mail Stop 198-231 Mail Stop 301-375 Lin, Chi McKenzie, Merle Mail Stop 301-375

4.21 . 401

Lyndon B. Johnson Space Center (JSC) Houston, TX 77058

> Gorman, S. A. Mail Code FR12 Johnson, Angie Mail Code PD4 Hinson, Robert Mail Code 478

Langley Research Center (LaRC) Hampton, VA 23665

> Mail Stop 125 Smith, Kathryn Holloway, Michael Mail Stop 125 Mail Stop 125 Senn, Edmond Bryant, Wayne Mail Stop 478 Wild, Chris Mail Stop 132C Eckhardt, Dave Mail Stop 478 Benz, Harry Mail Stop 473 Creedon, J. F. Mail Stop 113 Foudriat, Ed Mail Stop 478 Mail Stop 473 Hendricks, Herb Holloway, Reggie Mail Stop 488 Holt, H. Milton Mail Stop 469 Murray, Nick Mail Stop 478 Shull, Tom Mail Stop 488 Voigt, Robert Mail Stop 132C Voigt, Susan Mail Stop 125 Bogart, Edward Mail Stop 444 Dean, Ed Mail Stop 444

George C. Marshall Space Flight Center (MSFC) Marshall Space Flight Center, AL 35812

> Ransom, Jeannette Mail Code ES53 Hullett-Smith, Gloria Mail Code EL15 Thomas, Doug Mail Code EB32

IBM-FSD 3700 Bay Area Blvd. Houston, TX 77058-1199

García, Jr., Frank

RIACS NASA/Ames Research Center Moffett Field, CA 94035

> Raugh, Mike Mail Stop 230-5 Johnson, Marjory Mail Stop 230-5

CASIS STARLAB/SEL Stanford University Stanford, CA 94305-4055

Wiskerchen, Mike

Yale University
Department of Computer Science
POB 2158, Yale Station
New Haven, CT 06520

Littman, David

Contel Spacecom 1300 Quince Orchard Blvd. Gaithersburg, MD 20878

> Deskevich, Joe Richeson, Kim

Department of Computer Science University of Illinois 1304 W. Springfield Avenue Urbana, IL 61801

Liu, Jane

AAE Department University of Illinois Urbana, IL 61801

Dwyer, III, Tnomas A.W.

Department of Computer Science University of Illinois 1101 W. Springfield Avenue Urbana, IL 61801

Iyer, Ravi

U.S. COVERNMENT PRINTING OFFICE: 1987-726-123/45002

2-327

National Aeronautics and Space Administration	Report Documentati		
. Report No.	Government Accession No.	3. Recipient's	Catalog No.
NASA CP-2459	-		
4. Title and Subtitle		5. Report Dat	e
Computer Sciences	and Data Systems - Volume 2	March	1987
		6. Performing	Organization Code
7. Author(s)			Organization Report No.
7. Additions			
		10. Work Unit	No
		IO. WORK ONK	
9. Performing Organization Name	and Address		
	es and Human Factors Divisi	11. Contract o	r Grant No.
	onautics and Space Technolo		
			eport and Period Covered
2. Sponsoring Agency Name and	d Address	Conferen	nea Dubliantia
National Aeronauti	cs and Space Administration		nce Publication g Agency Code
	National Aeronautics and Space Administration Washington, DC 20546		
	AST-supported work in progre s, and Universities. The Co		
Presentations of O. Centers, Institute was grouped into t Grants, Institutes was not categorize Center in Williams	AST-supported work in progre	mputer Sciences su ftware Engineering rial presented und vas held at the Nat 18 to 20, 1986.	bject material , University er Data Systems ional Conference
Presentations of O. Centers, Institute was grouped into t Grants, Institutes was not categorize Center in Williams schedule and the 1  17. Key Words (Suggested by A. Computer Sciences Data Systems Software Engineeri	AST-supported work in progres, and Universities. The Cohe following categories: Soland Applications. The mated, as such. The Symposium where burg, Virginia from November ist of attendees are included attendees are included to the systems and the systems are such as a such attended to the systems are such as a such attended to the systems are such as a su	mputer Sciences su ftware Engineering rial presented und vas held at the Nat 18 to 20, 1986.	bject material , University er Data Systems ional Conference The Symposium
Presentations of O. Centers, Institute was grouped into the Grants, Institutes was not categorize Center in Williams schedule and the last Computer Sciences Data Systems  Software Engineeri University Grants  Applications	AST-supported work in progres, and Universities. The Cohe following categories: Soland Applications. The mated, as such. The Symposium where burg, Virginia from November ist of attendees are included attendees are included to the systems and the systems are such as a such attended to the systems are such as a such attended to the systems are such as a su	intribution Statement Unclassified-Unlimi	bject material , University er Data Systems ional Conference The Symposium
Presentations of O. Centers, Institute was grouped into the Grants, Institutes was not categorize Center in Williams schedule and the 1 computer Sciences Data Systems  Software Engineering University Grants	AST-supported work in progres, and Universities. The Cohe following categories: Soland Applications. The mated, as such. The Symposium where burg, Virginia from November ist of attendees are included attendees are included to the systems and the systems are such as a such attended to the systems are such as a such attended to the systems are such as a su	intribution Statement Unclassified-Unlimi	bject material , University er Data Systems ional Conference The Symposium

ik

### END

### DATE

### FILMED

MAY 29 1987